darlinghq/darling-gdb
1
0
Fork 0
mirror of https://github.com/darlinghq/darling-gdb.git synced 2025-01-27 03:54:29 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

opcodes/

Browse Source 
* cr16-opc.c (REG): Cast NAME to 'reg' enum type to suppress
	possible compiler warnings when the union's initializer is
	actually meant for the 'preg' enum typed member.
	* crx-opc.c (REG): Likewise.
This commit is contained in:
Roland McGrath 2013-10-10 17:43:37 +00:00
parent 7903e53098
commit 2b4e983c39
3 changed files with 24 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
opcodes/ChangeLog
View File

@ -1,5 +1,10 @@
2013-10-10 Roland McGrath <mcgrathr@google.com> 2013-10-10 Roland McGrath <mcgrathr@google.com>
* cr16-opc.c (REG): Cast NAME to 'reg' enum type to suppress
possible compiler warnings when the union's initializer is
actually meant for the 'preg' enum typed member.
* crx-opc.c (REG): Likewise.
* v850-dis.c (v850_cacheop_codes, v850_prefop_codes): * v850-dis.c (v850_cacheop_codes, v850_prefop_codes):
Remove duplicate const qualifier. Remove duplicate const qualifier.

9
opcodes/cr16-opc.c
View File

@ -1,5 +1,5 @@
/* cr16-opc.c -- Table of opcodes for the CR16 processor. /* cr16-opc.c -- Table of opcodes for the CR16 processor.
Copyright 2007, 2008, 2010 Free Software Foundation, Inc. Copyright 2007, 2008, 2010, 2013 Free Software Foundation, Inc.
Contributed by M R Swami Reddy (MR.Swami.Reddy@nsc.com) Contributed by M R Swami Reddy (MR.Swami.Reddy@nsc.com)
This file is part of the GNU opcodes library. This file is part of the GNU opcodes library.
@ -459,8 +459,11 @@ const unsigned int cr16_num_opcodes = ARRAY_SIZE (cr16_instruction);
For example : For example :
REG(u4, 0x84, CR16_U_REGTYPE) REG(u4, 0x84, CR16_U_REGTYPE)
is interpreted as : is interpreted as :
{"u4", u4, 0x84, CR16_U_REGTYPE} */ {"u4", u4, 0x84, CR16_U_REGTYPE}
#define REG(NAME, N, TYPE) {STRINGX(NAME), {NAME}, N, TYPE} The union initializer (second member) always refers to the first
member of the union, so cast NAME to that type to avoid possible
compiler warnings when used for CR16_P_REGTYPE cases. */
#define REG(NAME, N, TYPE) {STRINGX(NAME), {(reg) NAME}, N, TYPE}
#define REGP(NAME, BNAME, N, TYPE) {STRINGX(NAME), {BNAME}, N, TYPE} #define REGP(NAME, BNAME, N, TYPE) {STRINGX(NAME), {BNAME}, N, TYPE}

23
opcodes/crx-opc.c
View File

@ -1,5 +1,5 @@
/* crx-opc.c -- Table of opcodes for the CRX processor. /* crx-opc.c -- Table of opcodes for the CRX processor.
Copyright 2004, 2005, 2007, 2012 Free Software Foundation, Inc. Copyright 2004, 2005, 2007, 2012, 2013 Free Software Foundation, Inc.
Contributed by Tomer Levi NSC, Israel. Contributed by Tomer Levi NSC, Israel.
Originally written for GAS 2.12 by Tomer Levi. Originally written for GAS 2.12 by Tomer Levi.
@ -543,16 +543,16 @@ const inst crx_instruction[] =
/* CO-processor extensions. */ /* CO-processor extensions. */
/* opc12 c4 opc4 ui4 disps9 */ /* opc12 c4 opc4 ui4 disps9 */
{"bcop", 2, 0x30107, 12, COP_BRANCH_INS | FMT_4 | RELAXABLE, {"bcop", 2, 0x30107, 12, COP_BRANCH_INS | FMT_4 | RELAXABLE,
{{ui4,8}, {ui4,16}, {disps9,0}}}, {{ui4,8}, {ui4,16}, {disps9,0}}},
/* opc12 c4 opc4 ui4 disps25 */ /* opc12 c4 opc4 ui4 disps25 */
{"bcop", 3, 0x31107, 12, COP_BRANCH_INS | FMT_4 | RELAXABLE, {"bcop", 3, 0x31107, 12, COP_BRANCH_INS | FMT_4 | RELAXABLE,
{{ui4,8}, {ui4,16}, {disps25,0}}}, {{ui4,8}, {ui4,16}, {disps25,0}}},
/* opc12 c4 opc4 cpdo r r */ /* opc12 c4 opc4 cpdo r r */
{"cpdop", 2, 0x3010B, 12, COP_REG_INS | FMT_4, {"cpdop", 2, 0x3010B, 12, COP_REG_INS | FMT_4,
{{ui4,16}, {ui4,8}, {regr,4}, {regr,0}}}, {{ui4,16}, {ui4,8}, {regr,4}, {regr,0}}},
/* opc12 c4 opc4 cpdo r r cpdo16 */ /* opc12 c4 opc4 cpdo r r cpdo16 */
{"cpdop", 3, 0x3110B, 12, COP_REG_INS | FMT_4, {"cpdop", 3, 0x3110B, 12, COP_REG_INS | FMT_4,
{{ui4,16}, {ui4,8}, {regr,4}, {regr,0}, {ui16,16}}}, {{ui4,16}, {ui4,8}, {regr,4}, {regr,0}, {ui16,16}}},
/* esc16 r procreg */ /* esc16 r procreg */
{"mtpr", 2, 0x3009, 16, NO_TYPE_INS, {{regr8,8}, {regr8,0}}}, {"mtpr", 2, 0x3009, 16, NO_TYPE_INS, {{regr8,8}, {regr8,0}}},
@ -566,9 +566,9 @@ const inst crx_instruction[] =
{"cinv", 2, 0x3010000, 4, NO_TYPE_INS, {{ui4,0}}}, {"cinv", 2, 0x3010000, 4, NO_TYPE_INS, {{ui4,0}}},
/* opc9 ui5 ui5 ui5 r r */ /* opc9 ui5 ui5 ui5 r r */
{"ram", 2, 0x7C, 23, NO_TYPE_INS, {"ram", 2, 0x7C, 23, NO_TYPE_INS,
{{ui5,18}, {ui5,13}, {ui5,8}, {regr,4}, {regr,0}}}, {{ui5,18}, {ui5,13}, {ui5,8}, {regr,4}, {regr,0}}},
{"rim", 2, 0x7D, 23, NO_TYPE_INS, {"rim", 2, 0x7D, 23, NO_TYPE_INS,
{{ui5,18}, {ui5,13}, {ui5,8}, {regr,4}, {regr,0}}}, {{ui5,18}, {ui5,13}, {ui5,8}, {regr,4}, {regr,0}}},
/* opc9 ui3 r */ /* opc9 ui3 r */
@ -587,8 +587,11 @@ const int crx_num_opcodes = ARRAY_SIZE (crx_instruction);
For example : For example :
REG(u4, 0x84, CRX_U_REGTYPE) REG(u4, 0x84, CRX_U_REGTYPE)
is interpreted as : is interpreted as :
{"u4", u4, 0x84, CRX_U_REGTYPE} */ {"u4", u4, 0x84, CRX_U_REGTYPE}
#define REG(NAME, N, TYPE) {STRINGX(NAME), {NAME}, N, TYPE} The union initializer (second member) always refers to the first
member of the union, so cast NAME to that type to avoid possible
compiler warnings when used for non-CRX_R_REGTYPE cases. */
#define REG(NAME, N, TYPE) {STRINGX(NAME), {(reg) NAME}, N, TYPE}
const reg_entry crx_regtab[] = const reg_entry crx_regtab[] =
{ {
@ -709,7 +712,7 @@ const int cst4_map[] =
const int cst4_maps = ARRAY_SIZE (cst4_map); const int cst4_maps = ARRAY_SIZE (cst4_map);
/* CRX instructions that don't have arguments. */ /* CRX instructions that don't have arguments. */
const char* no_op_insn[] = const char* no_op_insn[] =
{ {
"di", "ei", "eiwait", "nop", "retx", "wait", NULL "di", "ei", "eiwait", "nop", "retx", "wait", NULL
}; };