mirror of
https://github.com/darlinghq/darling-gdb.git
synced 2024-11-26 05:20:30 +00:00
Wed Aug 21 15:50:54 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
* c-d10v.texi: New file. * all.texi: Added D10V stuff. * as.texinfo: Added D10V stuff.
This commit is contained in:
Martin Hunt
parent
2c2e562634
commit
337350a309
@ -16,6 +16,13 @@
|
||||
|
||||
Do-first:
|
||||
|
||||
d10v_files="c-d10v.texi"
|
||||
if ( echo $* | grep keep\-d10v > /dev/null ) ; then
|
||||
keep_these_too="${d10v_files} ${keep_these_too}"
|
||||
else
|
||||
lose_these_too="${d10v_files} ${lose_these_too}"
|
||||
fi
|
||||
|
||||
# All files listed between the "Things-to-keep:" line and the
|
||||
# "Files-to-sed:" line will be kept. All other files will be removed.
|
||||
# Directories listed in this section will have their own Sanitize
|
||||
@ -83,6 +90,37 @@ else
|
||||
fi
|
||||
done
|
||||
fi
|
||||
if [ -n "${verbose}" ] ; then
|
||||
echo Processing \"arc\"...
|
||||
fi
|
||||
|
||||
d10v_files="all.texi as.texinfo"
|
||||
if ( echo $* | grep keep\-d10v > /dev/null ) ; then
|
||||
for i in $d10v_files ; do
|
||||
if test ! -d $i && (grep sanitize-d10v $i > /dev/null) ; then
|
||||
if [ -n "${verbose}" ] ; then
|
||||
echo Keeping d10v stuff in $i
|
||||
fi
|
||||
fi
|
||||
done
|
||||
else
|
||||
for i in $d10v_files ; do
|
||||
if test ! -d $i && (grep sanitize-d10v $i > /dev/null) ; then
|
||||
if [ -n "${verbose}" ] ; then
|
||||
echo Removing traces of \"d10v\" from $i...
|
||||
fi
|
||||
cp $i new
|
||||
sed '/start\-sanitize\-d10v/,/end-\sanitize\-d10v/d' < $i > new
|
||||
if [ -n "${safe}" -a ! -f .Recover/$i ] ; then
|
||||
if [ -n "${verbose}" ] ; then
|
||||
echo Caching $i in .Recover...
|
||||
fi
|
||||
mv $i .Recover
|
||||
fi
|
||||
mv new $i
|
||||
fi
|
||||
done
|
||||
fi
|
||||
|
||||
for i in * ; do
|
||||
if test ! -d $i && (grep sanitize $i > /dev/null) ; then
|
||||
|
||||
198
gas/doc/c-d10v.texi
Normal file
198
gas/doc/c-d10v.texi
Normal file
@ -0,0 +1,198 @@
|
||||
@c Copyright (C) 1996 Free Software Foundation, Inc.
|
||||
@c This is part of the GAS manual.
|
||||
@c For copying conditions, see the file as.texinfo.
|
||||
@ifset GENERIC
|
||||
@page
|
||||
@node D10V-Dependent
|
||||
@chapter D10V Dependent Features
|
||||
@end ifset
|
||||
@ifclear GENERIC
|
||||
@node Machine Dependencies
|
||||
@chapter D10V Dependent Features
|
||||
@end ifclear
|
||||
|
||||
@cindex D10V support
|
||||
@menu
|
||||
* D10V-Opts:: D10V Options
|
||||
* D10V-Syntax:: Syntax
|
||||
* D10V-Float:: Floating Point
|
||||
* D10V-opcodes:: Opcodes
|
||||
@end menu
|
||||
|
||||
@node D10V-Opts
|
||||
@section D10V Options
|
||||
@cindex options, D10V
|
||||
@cindex D10V options
|
||||
The Mitsubishi D10V version of @code{@value{AS}} has a few machine
|
||||
dependent options.
|
||||
|
||||
@table @samp
|
||||
@item -O
|
||||
The D10V can often execute two sub-instructions in parallel. When this option
|
||||
is used, @code{@value{AS}} will attempt to optimize its output by detecting when
|
||||
instructions can be executed in parallel.
|
||||
@end table
|
||||
|
||||
@node D10V-Syntax
|
||||
@section Syntax
|
||||
@cindex D10V syntax
|
||||
@cindex syntax, D10V
|
||||
|
||||
The D10V syntax is based on the syntax in Mitsubishi's D10V architecture manual.
|
||||
The differences are detailed below.
|
||||
|
||||
@menu
|
||||
* D10V-Regs:: Register Names
|
||||
* D10V-Size:: Size Modifiers
|
||||
* D10V-Chars:: Special Characters
|
||||
* D10V-Addressing:: Addressing Modes
|
||||
@end menu
|
||||
|
||||
@node D10V-Regs
|
||||
@subsection Register Names
|
||||
@cindex D10V registers
|
||||
@cindex registers, D10V
|
||||
You can use the predefined symbols @samp{r0} through @samp{r15} to refer to the D10V
|
||||
registers. You can also use @samp{sp} as an alias for @samp{r15}. The accumulators
|
||||
are @samp{a0} and @samp{a1}. Register names are not case sensitive.
|
||||
|
||||
The D10V also has predefined symbols for these control registers and status bits:
|
||||
@table @code
|
||||
@item psw
|
||||
Processor Status Word
|
||||
@item bpsw
|
||||
Backup Processor Status Word
|
||||
@item pc
|
||||
Program Counter
|
||||
@item bpc
|
||||
Backup Program Counter
|
||||
@item rpt_c
|
||||
Repeat Count
|
||||
@item rpt_s
|
||||
Repeat Start address
|
||||
@item rpt_e
|
||||
Repeat End address
|
||||
@item mod_s
|
||||
Modulo Start address
|
||||
@item mod_e
|
||||
Modulo End address
|
||||
@item iba
|
||||
Instruction Break Address
|
||||
@item f0
|
||||
Flag 0
|
||||
@item f1
|
||||
Flag 1
|
||||
@item c
|
||||
Carry flag
|
||||
@end table
|
||||
|
||||
@node D10V-Size
|
||||
@subsection Size Modifiers
|
||||
@cindex D10V size modifiers
|
||||
@cindex size modifiers, D10V
|
||||
The D10V version of @code{@value{AS}} uses the instruction names in the D10V
|
||||
Architecture Manual. However, the names in the manual are sometimes ambiguous.
|
||||
There are instruction names that can assemble to a short or long form opcode.
|
||||
How does the assembler pick the correct form? @code{@value{AS}} will always pick the
|
||||
smallest form if it can. When dealing with a symbol that is not defined yet when a
|
||||
line is being assembled, it will always use the long form. If you need to force the
|
||||
assembler to use either the short or long form of the instruction, you can append
|
||||
either @samp{.s} (short) or @samp{.l} (long) to it. For example, if you are writing
|
||||
an assembly program and you want to do a branch to a symbol that is defined later
|
||||
in your program, you can write @samp{bra.s foo}.
|
||||
Objdump and GDB will always append @samp{.s} or @samp{.l} to instructions which
|
||||
have both short and long forms.
|
||||
|
||||
@node D10V-Chars
|
||||
@subsection Special Characters
|
||||
@cindex line comment character, D10V
|
||||
@cindex D10V line comment character
|
||||
@samp{;} and @samp{#} are the line comment characters.
|
||||
@cindex sub-instruction ordering, D10V
|
||||
@cindex D10V sub-instruction ordering
|
||||
Sub-instructions may be executed in order, in reverse-order, or in parallel.
|
||||
Instructions listed in the standard one-per-line format will be executed sequentially.
|
||||
To specify the executing order, use the following symbols:
|
||||
@table @samp
|
||||
@item ->
|
||||
Sequential with instruction on the left first.
|
||||
@item <-
|
||||
Sequential with instruction on the right first.
|
||||
@item ||
|
||||
Parallel
|
||||
@end table
|
||||
The D10V syntax allows either one instruction per line, one instruction per line with
|
||||
the execution symbol, or two instructions per line. For example
|
||||
@table @code
|
||||
@item abs a1 -> abs r0
|
||||
Execute these sequentially. The instruction on the right is in the right
|
||||
container and is executed second.
|
||||
@item abs r0 <- abs a1
|
||||
Execute these reverse-sequentially. The instruction on the right is in the right
|
||||
container, and is executed first.
|
||||
@item ld2w r2,@r8+ || mac a0,r0,r7
|
||||
Execute these in parallel.
|
||||
@item ld2w r2,@r8+ ||
|
||||
@itemx mac a0,r0,r7
|
||||
Two-line format. Execute these in parallel.
|
||||
@item ld2w r2,@r8+
|
||||
@itemx mac a0,r0,r7
|
||||
Two-line format. Execute these sequentially. Assembler will
|
||||
put them in the proper containers.
|
||||
@item ld2w r2,@r8+ ->
|
||||
@itemx mac a0,r0,r7
|
||||
Two-line format. Execute these sequentially. Same as above but
|
||||
second instruction will always go into right container.
|
||||
@end table
|
||||
@cindex symbol names, @samp{$} in
|
||||
@cindex @code{$} in symbol names
|
||||
Since @samp{$} has no special meaning, you may use it in symbol names.
|
||||
|
||||
@node D10V-Addressing
|
||||
@subsection Addressing Modes
|
||||
@cindex addressing modes, D10V
|
||||
@cindex D10V addressing modes
|
||||
@code{@value{AS}} understands the following addressing modes for the D10V.
|
||||
@code{R@var{n}} in the following refers to any of the numbered
|
||||
registers, but @emph{not} the control registers.
|
||||
@table @code
|
||||
@item R@var{n}
|
||||
Register direct
|
||||
@item @@R@var{n}
|
||||
Register indirect
|
||||
@item @@R@var{n}+
|
||||
Register indirect with post-increment
|
||||
@item @@R@var{n}-
|
||||
Register indirect with post-decrement
|
||||
@item @@-SP
|
||||
Register indirect with pre-decrement
|
||||
@item @@(@var{disp}, R@var{n})
|
||||
Register indirect with displacement
|
||||
@item @@(R0, GBR)
|
||||
GBR indexed
|
||||
@item @var{addr}
|
||||
PC relative address (for branch or rep).
|
||||
@item #@var{imm}
|
||||
Immediate data
|
||||
@end table
|
||||
|
||||
@node D10V-Float
|
||||
@section Floating Point
|
||||
@cindex floating point, D10V
|
||||
@cindex D10V floating point
|
||||
The D10V has no hardware floating point, but the @code{.float} and @code{.double}
|
||||
directives generates @sc{ieee} floating-point numbers for compatibility
|
||||
with other development tools.
|
||||
|
||||
@node D10V Opcodes
|
||||
@section Opcodes
|
||||
@cindex D10V opcode summary
|
||||
@cindex opcode summary, D10V
|
||||
@cindex mnemonics, D10V
|
||||
@cindex instruction summary, D10V
|
||||
For detailed information on the D10V machine instruction set, see
|
||||
@cite{D10V Architecture: A VLIW Microprocessor for Multimedia Applications}
|
||||
(Mitsubishi Electric Corp.).
|
||||
@code{@value{AS}} implements all the standard D10V opcodes. The only changes are those
|
||||
described in the section on size modifiers
|
||||
|
||||
Loading…
Reference in New Issue
Block a user