darlinghq/darling-gdb
1
0
Fork 0
mirror of https://github.com/darlinghq/darling-gdb.git synced 2025-02-03 23:56:39 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Re-indent i387_collect_xsave.

Browse Source
This commit is contained in:
H.J. Lu 2010-04-08 22:50:34 +00:00
parent 3a13a53b43
commit 40936b0de8
2 changed files with 61 additions and 57 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
gdb/ChangeLog
View File

@ -1,3 +1,7 @@
2010-04-08 H.J. Lu <hongjiu.lu@intel.com>
* i387-tdep.c (i387_collect_xsave): Re-indent.
2010-04-08 H.J. Lu <hongjiu.lu@intel.com>
* i386-linux-nat.c (have_ptrace_getfpxregs): Initialize to -1

114
gdb/i387-tdep.c
View File

@ -1033,68 +1033,68 @@ i387_collect_xsave (const struct regcache *regcache, int regnum,
switch (regclass)
{
default:
abort ();
abort ();
case avxh:
/* This is an upper YMM register. */
p = XSAVE_AVXH_ADDR (tdep, regs, regnum);
if (memcmp (raw, p, 16))
{
xstate_bv |= I386_XSTATE_AVX;
memcpy (p, raw, 16);
}
break;
case sse:
/* This is an SSE register. */
p = FXSAVE_ADDR (tdep, regs, regnum);
if (memcmp (raw, p, 16))
{
xstate_bv |= I386_XSTATE_SSE;
memcpy (p, raw, 16);
}
break;
case x87:
/* This is an x87 register. */
p = FXSAVE_ADDR (tdep, regs, regnum);
if (memcmp (raw, p, 10))
{
xstate_bv |= I386_XSTATE_X87;
memcpy (p, raw, 10);
}
break;
}
}
/* Update the corresponding bits in `xstate_bv' if any SSE/AVX
registers are changed. */
if (xstate_bv)
{
/* The supported bits in `xstat_bv' are 1 byte. */
*xstate_bv_p |= (gdb_byte) xstate_bv;
switch (regclass)
case avxh:
/* This is an upper YMM register. */
p = XSAVE_AVXH_ADDR (tdep, regs, regnum);
if (memcmp (raw, p, 16))
{
default:
abort ();
case all:
break;
case x87:
case sse:
case avxh:
/* Register REGNUM has been updated. Return. */
return;
xstate_bv |= I386_XSTATE_AVX;
memcpy (p, raw, 16);
}
break;
case sse:
/* This is an SSE register. */
p = FXSAVE_ADDR (tdep, regs, regnum);
if (memcmp (raw, p, 16))
{
xstate_bv |= I386_XSTATE_SSE;
memcpy (p, raw, 16);
}
break;
case x87:
/* This is an x87 register. */
p = FXSAVE_ADDR (tdep, regs, regnum);
if (memcmp (raw, p, 10))
{
xstate_bv |= I386_XSTATE_X87;
memcpy (p, raw, 10);
}
break;
}
else
}
/* Update the corresponding bits in `xstate_bv' if any SSE/AVX
registers are changed. */
if (xstate_bv)
{
/* The supported bits in `xstat_bv' are 1 byte. */
*xstate_bv_p |= (gdb_byte) xstate_bv;
switch (regclass)
{
/* Return if REGNUM isn't changed. */
if (regclass != all)
return;
default:
abort ();
case all:
break;
case x87:
case sse:
case avxh:
/* Register REGNUM has been updated. Return. */
return;
}
}
else
{
/* Return if REGNUM isn't changed. */
if (regclass != all)
return;
}
}
/* Only handle x87 control registers. */
@ -1113,7 +1113,7 @@ i387_collect_xsave (const struct regcache *regcache, int regnum,
if (i == I387_FOP_REGNUM (tdep))
{
/* The opcode occupies only 11 bits. Make sure we
don't touch the other bits. */
don't touch the other bits. */
buf[1] &= ((1 << 3) - 1);
buf[1] |= ((FXSAVE_ADDR (tdep, regs, i))[1] & ~((1 << 3) - 1));
}