darlinghq/darling-gdb
1
0
Fork 0
mirror of https://github.com/darlinghq/darling-gdb.git synced 2024-11-25 05:00:01 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

* simops.c: Fix thinkos in last change to "inc dn".

Browse Source
This commit is contained in:
Jeff Law 1996-12-06 05:30:24 +00:00
parent 6cc03ed378
commit 4d8ced6cb1
2 changed files with 11 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
sim/mn10300/ChangeLog
View File

@ -1,3 +1,7 @@
Thu Dec 5 22:26:31 1996 Jeffrey A Law (law@cygnus.com)
* simops.c: Fix thinkos in last change to "inc dn".
Wed Dec 4 10:57:53 1996 Jeffrey A Law (law@cygnus.com)
* simops.c: "add imm,sp" does not effect the condition codes.

12
sim/mn10300/simops.c
View File

@ -1424,16 +1424,18 @@ void OP_F270 ()
void OP_40 ()
{
int z,n,c,v;
unsigned int value;
unsigned int value, imm, reg1;
value = State.regs[REG_D0 + ((insn & 0xc) >> 2)] + 1;
reg1 = State.regs[REG_D0 + ((insn & 0xc) >> 2)];
imm = 1;
value = reg1 + imm;
State.regs[REG_D0 + ((insn & 0xc) >> 2)] = value;
z = (value == 0);
n = (value & 0x80000000);
c = (reg1 < reg2);
v = ((reg2 & 0x80000000) != (reg1 & 0x80000000)
&& (reg2 & 0x80000000) != (value & 0x80000000));
c = (reg1 < imm);
v = ((reg1 & 0x80000000) != (imm & 0x80000000)
&& (reg1 & 0x80000000) != (value & 0x80000000));
PSW &= ~(PSW_Z | PSW_N | PSW_C | PSW_V);
PSW |= ((z ? PSW_Z : 0) | ( n ? PSW_N : 0)