darlinghq/darling-gdb
1
0
Fork 0
mirror of https://github.com/darlinghq/darling-gdb.git synced 2024-12-03 17:51:57 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

sim/mips/

Browse Source 
* mips.igen (ll): Fix mask for WITH_TARGET_WORD_BITSIZE == 32.
	(sc, swxc1): Likewise.  Also fix big-endian and reverse-endian
	shifts for that case.
This commit is contained in:
Richard Sandiford 2007-10-07 09:04:43 +00:00
parent 5d29b27111
commit 599ca73e2c
2 changed files with 17 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
sim/mips/ChangeLog
View File

@ -1,3 +1,9 @@
2007-10-07 Richard Sandiford <rsandifo@nildram.co.uk>
* mips.igen (ll): Fix mask for WITH_TARGET_WORD_BITSIZE == 32.
(sc, swxc1): Likewise. Also fix big-endian and reverse-endian
shifts for that case.
2007-09-04 Nick Clifton <nickc@redhat.com> 2007-09-04 Nick Clifton <nickc@redhat.com>
* interp.c (options enum): Add OPTION_INFO_MEMORY. * interp.c (options enum): Add OPTION_INFO_MEMORY.

18
sim/mips/mips.igen
View File

@ -2263,7 +2263,7 @@
{ {
unsigned64 memval = 0; unsigned64 memval = 0;
unsigned64 memval1 = 0; unsigned64 memval1 = 0;
unsigned64 mask = 0x7; unsigned64 mask = (WITH_TARGET_WORD_BITSIZE == 64 ? 0x7 : 0x3);
unsigned int shift = 2; unsigned int shift = 2;
unsigned int reverse = (ReverseEndian ? (mask >> shift) : 0); unsigned int reverse = (ReverseEndian ? (mask >> shift) : 0);
unsigned int bigend = (BigEndianCPU ? (mask >> shift) : 0); unsigned int bigend = (BigEndianCPU ? (mask >> shift) : 0);
@ -3199,10 +3199,12 @@
{ {
unsigned64 memval = 0; unsigned64 memval = 0;
unsigned64 memval1 = 0; unsigned64 memval1 = 0;
unsigned64 mask = 0x7; unsigned64 mask = (WITH_TARGET_WORD_BITSIZE == 64 ? 0x7 : 0x3);
address_word reverseendian = (ReverseEndian ? (mask ^ AccessLength_WORD) : 0);
address_word bigendiancpu = (BigEndianCPU ? (mask ^ AccessLength_WORD) : 0);
unsigned int byte; unsigned int byte;
paddr = ((paddr & ~mask) | ((paddr & mask) ^ (ReverseEndian << 2))); paddr = ((paddr & ~mask) | ((paddr & mask) ^ reverseendian));
byte = ((vaddr & mask) ^ (BigEndianCPU << 2)); byte = ((vaddr & mask) ^ bigendiancpu);
memval = ((unsigned64) GPR[RT] << (8 * byte)); memval = ((unsigned64) GPR[RT] << (8 * byte));
if (LLBIT) if (LLBIT)
{ {
@ -5552,10 +5554,12 @@
{ {
unsigned64 memval = 0; unsigned64 memval = 0;
unsigned64 memval1 = 0; unsigned64 memval1 = 0;
unsigned64 mask = 0x7; unsigned64 mask = (WITH_TARGET_WORD_BITSIZE == 64 ? 0x7 : 0x3);
address_word reverseendian = (ReverseEndian ? (mask ^ AccessLength_WORD) : 0);
address_word bigendiancpu = (BigEndianCPU ? (mask ^ AccessLength_WORD) : 0);
unsigned int byte; unsigned int byte;
paddr = ((paddr & ~mask) | ((paddr & mask) ^ (ReverseEndian << 2))); paddr = ((paddr & ~mask) | ((paddr & mask) ^ reverseendian));
byte = ((vaddr & mask) ^ (BigEndianCPU << 2)); byte = ((vaddr & mask) ^ bigendiancpu);
memval = (((unsigned64)COP_SW(1,FS)) << (8 * byte)); memval = (((unsigned64)COP_SW(1,FS)) << (8 * byte));
{ {
StoreMemory(uncached,AccessLength_WORD,memval,memval1,paddr,vaddr,isREAL); StoreMemory(uncached,AccessLength_WORD,memval,memval1,paddr,vaddr,isREAL);