mirror of
https://github.com/darlinghq/darling-gdb.git
synced 2025-02-15 23:18:03 +00:00
generated file imported from cgen
This commit is contained in:
Nick Clifton
parent
ebde3f6235
commit
6bbfec6cda
@ -1,5 +1,6 @@
|
||||
Wed Jan 14 17:37:03 1998 Nick Clifton <nickc@cygnus.com>
|
||||
|
||||
* m32r-asm.in: Generated file imported from cgen.
|
||||
* m32r-dis.in: Generated file imported from cgen.
|
||||
* cgen-asm.in: Formatting changes to improve readability.
|
||||
* m32r-asm.c: Formatting changes to improve readability.
|
||||
|
||||
416
opcodes/m32r-asm.in
Normal file
416
opcodes/m32r-asm.in
Normal file
@ -0,0 +1,416 @@
|
||||
/* -- asm.c */
|
||||
|
||||
/* Handle shigh(), high(). */
|
||||
|
||||
static const char *
|
||||
parse_h_hi16 (strp, opindex, min, max, valuep)
|
||||
const char **strp;
|
||||
int opindex;
|
||||
unsigned long min, max;
|
||||
unsigned long *valuep;
|
||||
{
|
||||
const char *errmsg;
|
||||
enum cgen_parse_operand_result result_type;
|
||||
|
||||
/* FIXME: Need # in assembler syntax (means '#' is optional). */
|
||||
if (**strp == '#')
|
||||
++*strp;
|
||||
|
||||
if (strncmp (*strp, "high(", 5) == 0)
|
||||
{
|
||||
*strp += 5;
|
||||
errmsg = cgen_parse_address (strp, opindex, BFD_RELOC_M32R_HI16_ULO,
|
||||
&result_type, valuep);
|
||||
if (**strp != ')')
|
||||
return "missing `)'";
|
||||
++*strp;
|
||||
if (errmsg == NULL
|
||||
&& result_type == CGEN_PARSE_OPERAND_RESULT_NUMBER)
|
||||
*valuep >>= 16;
|
||||
return errmsg;
|
||||
}
|
||||
else if (strncmp (*strp, "shigh(", 6) == 0)
|
||||
{
|
||||
*strp += 6;
|
||||
errmsg = cgen_parse_address (strp, opindex, BFD_RELOC_M32R_HI16_SLO,
|
||||
&result_type, valuep);
|
||||
if (**strp != ')')
|
||||
return "missing `)'";
|
||||
++*strp;
|
||||
if (errmsg == NULL
|
||||
&& result_type == CGEN_PARSE_OPERAND_RESULT_NUMBER)
|
||||
*valuep = (*valuep >> 16) + ((*valuep) & 0x8000 ? 1 : 0);
|
||||
return errmsg;
|
||||
}
|
||||
|
||||
return cgen_parse_unsigned_integer (strp, opindex, min, max, valuep);
|
||||
}
|
||||
|
||||
/* Handle low() in a signed context. Also handle sda().
|
||||
The signedness of the value doesn't matter to low(), but this also
|
||||
handles the case where low() isn't present. */
|
||||
|
||||
static const char *
|
||||
parse_h_slo16 (strp, opindex, min, max, valuep)
|
||||
const char **strp;
|
||||
int opindex;
|
||||
long min, max;
|
||||
long *valuep;
|
||||
{
|
||||
const char *errmsg;
|
||||
enum cgen_parse_operand_result result_type;
|
||||
|
||||
/* FIXME: Need # in assembler syntax (means '#' is optional). */
|
||||
if (**strp == '#')
|
||||
++*strp;
|
||||
|
||||
if (strncmp (*strp, "low(", 4) == 0)
|
||||
{
|
||||
*strp += 4;
|
||||
errmsg = cgen_parse_address (strp, opindex, BFD_RELOC_M32R_LO16,
|
||||
&result_type, valuep);
|
||||
if (**strp != ')')
|
||||
return "missing `)'";
|
||||
++*strp;
|
||||
return errmsg;
|
||||
}
|
||||
|
||||
if (strncmp (*strp, "sda(", 4) == 0)
|
||||
{
|
||||
*strp += 4;
|
||||
errmsg = cgen_parse_address (strp, opindex, BFD_RELOC_M32R_SDA16, NULL, valuep);
|
||||
if (**strp != ')')
|
||||
return "missing `)'";
|
||||
++*strp;
|
||||
return errmsg;
|
||||
}
|
||||
|
||||
return cgen_parse_signed_integer (strp, opindex, min, max, valuep);
|
||||
}
|
||||
|
||||
/* Handle low() in an unsigned context.
|
||||
The signedness of the value doesn't matter to low(), but this also
|
||||
handles the case where low() isn't present. */
|
||||
|
||||
static const char *
|
||||
parse_h_ulo16 (strp, opindex, min, max, valuep)
|
||||
const char **strp;
|
||||
int opindex;
|
||||
unsigned long min, max;
|
||||
unsigned long *valuep;
|
||||
{
|
||||
const char *errmsg;
|
||||
enum cgen_parse_operand_result result_type;
|
||||
|
||||
/* FIXME: Need # in assembler syntax (means '#' is optional). */
|
||||
if (**strp == '#')
|
||||
++*strp;
|
||||
|
||||
if (strncmp (*strp, "low(", 4) == 0)
|
||||
{
|
||||
*strp += 4;
|
||||
errmsg = cgen_parse_address (strp, opindex, BFD_RELOC_M32R_LO16,
|
||||
&result_type, valuep);
|
||||
if (**strp != ')')
|
||||
return "missing `)'";
|
||||
++*strp;
|
||||
return errmsg;
|
||||
}
|
||||
|
||||
return cgen_parse_unsigned_integer (strp, opindex, min, max, valuep);
|
||||
}
|
||||
|
||||
/* -- */
|
||||
|
||||
/* Main entry point for operand parsing.
|
||||
|
||||
This function is basically just a big switch statement. Earlier versions
|
||||
used tables to look up the function to use, but
|
||||
- if the table contains both assembler and disassembler functions then
|
||||
the disassembler contains much of the assembler and vice-versa,
|
||||
- there's a lot of inlining possibilities as things grow,
|
||||
- using a switch statement avoids the function call overhead.
|
||||
|
||||
This function could be moved into `parse_insn_normal', but keeping it
|
||||
separate makes clear the interface between `parse_insn_normal' and each of
|
||||
the handlers.
|
||||
*/
|
||||
|
||||
CGEN_INLINE const char *
|
||||
m32r_cgen_parse_operand (opindex, strp, fields)
|
||||
int opindex;
|
||||
const char **strp;
|
||||
CGEN_FIELDS *fields;
|
||||
{
|
||||
const char *errmsg;
|
||||
|
||||
switch (opindex)
|
||||
{
|
||||
case M32R_OPERAND_SR :
|
||||
errmsg = cgen_parse_keyword (strp, & m32r_cgen_opval_h_gr, &fields->f_r2);
|
||||
break;
|
||||
case M32R_OPERAND_DR :
|
||||
errmsg = cgen_parse_keyword (strp, & m32r_cgen_opval_h_gr, &fields->f_r1);
|
||||
break;
|
||||
case M32R_OPERAND_SRC1 :
|
||||
errmsg = cgen_parse_keyword (strp, & m32r_cgen_opval_h_gr, &fields->f_r1);
|
||||
break;
|
||||
case M32R_OPERAND_SRC2 :
|
||||
errmsg = cgen_parse_keyword (strp, & m32r_cgen_opval_h_gr, &fields->f_r2);
|
||||
break;
|
||||
case M32R_OPERAND_SCR :
|
||||
errmsg = cgen_parse_keyword (strp, & m32r_cgen_opval_h_cr, &fields->f_r2);
|
||||
break;
|
||||
case M32R_OPERAND_DCR :
|
||||
errmsg = cgen_parse_keyword (strp, & m32r_cgen_opval_h_cr, &fields->f_r1);
|
||||
break;
|
||||
case M32R_OPERAND_SIMM8 :
|
||||
errmsg = cgen_parse_signed_integer (strp, 7, -128, 127, &fields->f_simm8);
|
||||
break;
|
||||
case M32R_OPERAND_SIMM16 :
|
||||
errmsg = cgen_parse_signed_integer (strp, 8, -32768, 32767, &fields->f_simm16);
|
||||
break;
|
||||
case M32R_OPERAND_UIMM4 :
|
||||
errmsg = cgen_parse_unsigned_integer (strp, 9, 0, 15, &fields->f_uimm4);
|
||||
break;
|
||||
case M32R_OPERAND_UIMM5 :
|
||||
errmsg = cgen_parse_unsigned_integer (strp, 10, 0, 31, &fields->f_uimm5);
|
||||
break;
|
||||
case M32R_OPERAND_UIMM16 :
|
||||
errmsg = cgen_parse_unsigned_integer (strp, 11, 0, 65535, &fields->f_uimm16);
|
||||
break;
|
||||
case M32R_OPERAND_ACC_S :
|
||||
errmsg = cgen_parse_keyword (strp, & m32r_cgen_opval_h_accums, &fields->f_acc_s);
|
||||
break;
|
||||
case M32R_OPERAND_ACC :
|
||||
errmsg = cgen_parse_keyword (strp, & m32r_cgen_opval_h_accums, &fields->f_acc);
|
||||
break;
|
||||
case M32R_OPERAND_HI16 :
|
||||
errmsg = parse_h_hi16 (strp, 14, 0, 65535, &fields->f_hi16);
|
||||
break;
|
||||
case M32R_OPERAND_SLO16 :
|
||||
errmsg = parse_h_slo16 (strp, 15, -32768, 32767, &fields->f_simm16);
|
||||
break;
|
||||
case M32R_OPERAND_ULO16 :
|
||||
errmsg = parse_h_ulo16 (strp, 16, 0, 65535, &fields->f_uimm16);
|
||||
break;
|
||||
case M32R_OPERAND_UIMM24 :
|
||||
errmsg = cgen_parse_address (strp, 17, 0, NULL, &fields->f_uimm24);
|
||||
break;
|
||||
case M32R_OPERAND_DISP8 :
|
||||
errmsg = cgen_parse_address (strp, 18, 0, NULL, &fields->f_disp8);
|
||||
break;
|
||||
case M32R_OPERAND_DISP16 :
|
||||
errmsg = cgen_parse_address (strp, 19, 0, NULL, &fields->f_disp16);
|
||||
break;
|
||||
case M32R_OPERAND_DISP24 :
|
||||
errmsg = cgen_parse_address (strp, 20, 0, NULL, &fields->f_disp24);
|
||||
break;
|
||||
|
||||
default :
|
||||
fprintf (stderr, "Unrecognized field %d while parsing.\n", opindex);
|
||||
abort ();
|
||||
}
|
||||
|
||||
return errmsg;
|
||||
}
|
||||
|
||||
/* Main entry point for operand insertion.
|
||||
|
||||
This function is basically just a big switch statement. Earlier versions
|
||||
used tables to look up the function to use, but
|
||||
- if the table contains both assembler and disassembler functions then
|
||||
the disassembler contains much of the assembler and vice-versa,
|
||||
- there's a lot of inlining possibilities as things grow,
|
||||
- using a switch statement avoids the function call overhead.
|
||||
|
||||
This function could be moved into `parse_insn_normal', but keeping it
|
||||
separate makes clear the interface between `parse_insn_normal' and each of
|
||||
the handlers. It's also needed by GAS to insert operands that couldn't be
|
||||
resolved during parsing.
|
||||
*/
|
||||
|
||||
CGEN_INLINE void
|
||||
m32r_cgen_insert_operand (opindex, fields, buffer)
|
||||
int opindex;
|
||||
CGEN_FIELDS *fields;
|
||||
cgen_insn_t *buffer;
|
||||
{
|
||||
switch (opindex)
|
||||
{
|
||||
case M32R_OPERAND_SR :
|
||||
insert_normal (fields->f_r2, 0|(1<<CGEN_OPERAND_UNSIGNED), 12, 4, 0, CGEN_FIELDS_BITSIZE (fields), buffer);
|
||||
break;
|
||||
case M32R_OPERAND_DR :
|
||||
insert_normal (fields->f_r1, 0|(1<<CGEN_OPERAND_UNSIGNED), 4, 4, 0, CGEN_FIELDS_BITSIZE (fields), buffer);
|
||||
break;
|
||||
case M32R_OPERAND_SRC1 :
|
||||
insert_normal (fields->f_r1, 0|(1<<CGEN_OPERAND_UNSIGNED), 4, 4, 0, CGEN_FIELDS_BITSIZE (fields), buffer);
|
||||
break;
|
||||
case M32R_OPERAND_SRC2 :
|
||||
insert_normal (fields->f_r2, 0|(1<<CGEN_OPERAND_UNSIGNED), 12, 4, 0, CGEN_FIELDS_BITSIZE (fields), buffer);
|
||||
break;
|
||||
case M32R_OPERAND_SCR :
|
||||
insert_normal (fields->f_r2, 0|(1<<CGEN_OPERAND_UNSIGNED), 12, 4, 0, CGEN_FIELDS_BITSIZE (fields), buffer);
|
||||
break;
|
||||
case M32R_OPERAND_DCR :
|
||||
insert_normal (fields->f_r1, 0|(1<<CGEN_OPERAND_UNSIGNED), 4, 4, 0, CGEN_FIELDS_BITSIZE (fields), buffer);
|
||||
break;
|
||||
case M32R_OPERAND_SIMM8 :
|
||||
insert_normal (fields->f_simm8, 0, 8, 8, 0, CGEN_FIELDS_BITSIZE (fields), buffer);
|
||||
break;
|
||||
case M32R_OPERAND_SIMM16 :
|
||||
insert_normal (fields->f_simm16, 0, 16, 16, 0, CGEN_FIELDS_BITSIZE (fields), buffer);
|
||||
break;
|
||||
case M32R_OPERAND_UIMM4 :
|
||||
insert_normal (fields->f_uimm4, 0|(1<<CGEN_OPERAND_UNSIGNED), 12, 4, 0, CGEN_FIELDS_BITSIZE (fields), buffer);
|
||||
break;
|
||||
case M32R_OPERAND_UIMM5 :
|
||||
insert_normal (fields->f_uimm5, 0|(1<<CGEN_OPERAND_UNSIGNED), 11, 5, 0, CGEN_FIELDS_BITSIZE (fields), buffer);
|
||||
break;
|
||||
case M32R_OPERAND_UIMM16 :
|
||||
insert_normal (fields->f_uimm16, 0|(1<<CGEN_OPERAND_UNSIGNED), 16, 16, 0, CGEN_FIELDS_BITSIZE (fields), buffer);
|
||||
break;
|
||||
case M32R_OPERAND_ACC_S :
|
||||
insert_normal (fields->f_acc_s, 0|(1<<CGEN_OPERAND_UNSIGNED), 12, 2, 0, CGEN_FIELDS_BITSIZE (fields), buffer);
|
||||
break;
|
||||
case M32R_OPERAND_ACC :
|
||||
insert_normal (fields->f_acc, 0|(1<<CGEN_OPERAND_UNSIGNED), 8, 1, 0, CGEN_FIELDS_BITSIZE (fields), buffer);
|
||||
break;
|
||||
case M32R_OPERAND_HI16 :
|
||||
insert_normal (fields->f_hi16, 0|(1<<CGEN_OPERAND_SIGN_OPT)|(1<<CGEN_OPERAND_UNSIGNED), 16, 16, 0, CGEN_FIELDS_BITSIZE (fields), buffer);
|
||||
break;
|
||||
case M32R_OPERAND_SLO16 :
|
||||
insert_normal (fields->f_simm16, 0, 16, 16, 0, CGEN_FIELDS_BITSIZE (fields), buffer);
|
||||
break;
|
||||
case M32R_OPERAND_ULO16 :
|
||||
insert_normal (fields->f_uimm16, 0|(1<<CGEN_OPERAND_UNSIGNED), 16, 16, 0, CGEN_FIELDS_BITSIZE (fields), buffer);
|
||||
break;
|
||||
case M32R_OPERAND_UIMM24 :
|
||||
insert_normal (fields->f_uimm24, 0|(1<<CGEN_OPERAND_RELOC)|(1<<CGEN_OPERAND_ABS_ADDR)|(1<<CGEN_OPERAND_UNSIGNED), 8, 24, 0, CGEN_FIELDS_BITSIZE (fields), buffer);
|
||||
break;
|
||||
case M32R_OPERAND_DISP8 :
|
||||
insert_normal (fields->f_disp8, 0|(1<<CGEN_OPERAND_RELAX)|(1<<CGEN_OPERAND_RELOC)|(1<<CGEN_OPERAND_PCREL_ADDR), 8, 8, 2, CGEN_FIELDS_BITSIZE (fields), buffer);
|
||||
break;
|
||||
case M32R_OPERAND_DISP16 :
|
||||
insert_normal (fields->f_disp16, 0|(1<<CGEN_OPERAND_RELOC)|(1<<CGEN_OPERAND_PCREL_ADDR), 16, 16, 2, CGEN_FIELDS_BITSIZE (fields), buffer);
|
||||
break;
|
||||
case M32R_OPERAND_DISP24 :
|
||||
insert_normal (fields->f_disp24, 0|(1<<CGEN_OPERAND_RELAX)|(1<<CGEN_OPERAND_RELOC)|(1<<CGEN_OPERAND_PCREL_ADDR), 8, 24, 2, CGEN_FIELDS_BITSIZE (fields), buffer);
|
||||
break;
|
||||
|
||||
default :
|
||||
fprintf (stderr, "Unrecognized field %d while building insn.\n",
|
||||
opindex);
|
||||
abort ();
|
||||
}
|
||||
}
|
||||
|
||||
/* Main entry point for operand validation.
|
||||
|
||||
This function is called from GAS when it has fully resolved an operand
|
||||
that couldn't be resolved during parsing.
|
||||
|
||||
The result is NULL for success or an error message (which may be
|
||||
computed into a static buffer).
|
||||
*/
|
||||
|
||||
CGEN_INLINE const char *
|
||||
m32r_cgen_validate_operand (opindex, fields)
|
||||
int opindex;
|
||||
const CGEN_FIELDS *fields;
|
||||
{
|
||||
const char *errmsg = NULL;
|
||||
|
||||
switch (opindex)
|
||||
{
|
||||
case M32R_OPERAND_SR :
|
||||
/* nothing to do */
|
||||
break;
|
||||
case M32R_OPERAND_DR :
|
||||
/* nothing to do */
|
||||
break;
|
||||
case M32R_OPERAND_SRC1 :
|
||||
/* nothing to do */
|
||||
break;
|
||||
case M32R_OPERAND_SRC2 :
|
||||
/* nothing to do */
|
||||
break;
|
||||
case M32R_OPERAND_SCR :
|
||||
/* nothing to do */
|
||||
break;
|
||||
case M32R_OPERAND_DCR :
|
||||
/* nothing to do */
|
||||
break;
|
||||
case M32R_OPERAND_SIMM8 :
|
||||
errmsg = cgen_validate_signed_integer (fields->f_simm8, -128, 127);
|
||||
break;
|
||||
case M32R_OPERAND_SIMM16 :
|
||||
errmsg = cgen_validate_signed_integer (fields->f_simm16, -32768, 32767);
|
||||
break;
|
||||
case M32R_OPERAND_UIMM4 :
|
||||
errmsg = cgen_validate_unsigned_integer (fields->f_uimm4, 0, 15);
|
||||
break;
|
||||
case M32R_OPERAND_UIMM5 :
|
||||
errmsg = cgen_validate_unsigned_integer (fields->f_uimm5, 0, 31);
|
||||
break;
|
||||
case M32R_OPERAND_UIMM16 :
|
||||
errmsg = cgen_validate_unsigned_integer (fields->f_uimm16, 0, 65535);
|
||||
break;
|
||||
case M32R_OPERAND_ACC_S :
|
||||
/* nothing to do */
|
||||
break;
|
||||
case M32R_OPERAND_ACC :
|
||||
/* nothing to do */
|
||||
break;
|
||||
case M32R_OPERAND_HI16 :
|
||||
errmsg = cgen_validate_unsigned_integer (fields->f_hi16, 0, 65535);
|
||||
break;
|
||||
case M32R_OPERAND_SLO16 :
|
||||
errmsg = cgen_validate_signed_integer (fields->f_simm16, -32768, 32767);
|
||||
break;
|
||||
case M32R_OPERAND_ULO16 :
|
||||
errmsg = cgen_validate_unsigned_integer (fields->f_uimm16, 0, 65535);
|
||||
break;
|
||||
case M32R_OPERAND_UIMM24 :
|
||||
/* nothing to do */
|
||||
break;
|
||||
case M32R_OPERAND_DISP8 :
|
||||
/* nothing to do */
|
||||
break;
|
||||
case M32R_OPERAND_DISP16 :
|
||||
/* nothing to do */
|
||||
break;
|
||||
case M32R_OPERAND_DISP24 :
|
||||
/* nothing to do */
|
||||
break;
|
||||
|
||||
default :
|
||||
fprintf (stderr, "Unrecognized field %d while validating operand.\n",
|
||||
opindex);
|
||||
abort ();
|
||||
}
|
||||
|
||||
return errmsg;
|
||||
}
|
||||
|
||||
cgen_parse_fn *m32r_cgen_parse_handlers[] = {
|
||||
0, /* default */
|
||||
parse_insn_normal,
|
||||
};
|
||||
|
||||
cgen_insert_fn *m32r_cgen_insert_handlers[] = {
|
||||
0, /* default */
|
||||
insert_insn_normal,
|
||||
};
|
||||
|
||||
void
|
||||
m32r_cgen_init_asm (mach, endian)
|
||||
int mach;
|
||||
enum cgen_endian endian;
|
||||
{
|
||||
m32r_cgen_init_tables (mach);
|
||||
cgen_set_cpu (& m32r_cgen_opcode_data, mach, endian);
|
||||
cgen_asm_init ();
|
||||
}
|
||||
|
||||
Loading…
x
Reference in New Issue
Block a user