darlinghq/darling-gdb
1
0
Fork 0
mirror of https://github.com/darlinghq/darling-gdb.git synced 2024-11-29 15:00:34 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

For "mulxu", store unsigned product in ACC.

Browse Source 
Test.
This commit is contained in:
Andrew Cagney 1997-12-02 06:37:09 +00:00
parent e8b925f1fd
commit 9420287ed2
6 changed files with 43 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
sim/d10v/ChangeLog
View File

@ -2,6 +2,7 @@ Tue Dec 2 15:01:08 1997 Andrew Cagney <cagney@b1.cygnus.com>
* simops.c (OP_3A00): For "macu", perform multiply stage using 32
bit rather than 16 bit precision.
(OP_3C00): For "mulxu", store unsigned product in ACC.
Tue Dec 2 11:04:37 1997 Andrew Cagney <cagney@b1.cygnus.com>

9
sim/d10v/simops.c
View File

@ -1577,11 +1577,14 @@ OP_1C00 ()
void
OP_3C00 ()
{
int64 tmp;
uint64 tmp;
uint32 src1;
uint32 src2;
trace_input ("mulxu", OP_ACCUM_OUTPUT, OP_REG, OP_REG);
tmp = SEXT40 (State.regs[OP[1]] * State.regs[OP[2]]);
src1 = (uint16) State.regs[OP[1]];
src2 = (uint16) State.regs[OP[2]];
tmp = src1 * src2;
if (State.FX)
tmp <<= 1;

1
sim/testsuite/d10v-elf/.Sanitize
View File

@ -13,6 +13,7 @@ t-macros.i
t-mac.s
t-rachi.s
t-rep.s
t-mulxu.s
t-subi.s
t-sub2w.s
t-mvtac.s

3
sim/testsuite/d10v-elf/ChangeLog
View File

@ -1,6 +1,7 @@
Tue Dec 2 11:01:36 1997 Andrew Cagney <cagney@b1.cygnus.com>
* t-sub2w.s: New file.
* t-sub2w.s, t-mulxu.s, t-mac.s t-mvtac.s : New files.
* Makefile.in: Update.
Mon Nov 17 20:14:48 1997 Andrew Cagney <cagney@b1.cygnus.com>

8
sim/testsuite/d10v-elf/Makefile.in
View File

@ -40,12 +40,14 @@ RPATH_ENVVAR = @RPATH_ENVVAR@
TESTS = \
exit47.ko \
hello.hi \
t-mac.ok \
t-mvtac.ok \
t-mulxu.ok \
t-rachi.ok \
t-rep.ok \
t-subi.ok \
t-sub2w.ok \
t-mvtac.ok \
t-mac.ok
t-subi.ok \
#
AS_FOR_TARGET = `\
if [ -x ../../../gas/as-new ]; then \

28
sim/testsuite/d10v-elf/t-mulxu.s Normal file
View File

@ -0,0 +1,28 @@
.include "t-macros.i"
start
;; clear FX
ldi r2, #0x8005
mvtc r2, cr0
loadacc2 a1 0x7f 0xffff 0xffff
ldi r8, 0xffff
ldi r9, 0x8001
test_mulxu1:
MULXU a1, r9, r8
checkacc2 1 a1 0x00 0x8000 0x7FFF
;; set FX
ldi r2, #0x8085
mvtc r2, cr0
loadacc2 a1 0x7f 0xffff 0xffff
ldi r8, 0xffff
ldi r9, 0x8001
test_mulxu2:
MULXU a1, r9, r8
checkacc2 2 a1 0x01 0x0000 0xFFFE
exit0