mirror of
https://github.com/darlinghq/darling-gdb.git
synced 2024-12-16 08:36:43 +00:00
b9c361e0ad
2012-05-14 Catherine Moore <clm@codesourcery.com> * NEWS: Mention PowerPC VLE port. 2012-05-14 James Lemke <jwlemke@codesourcery.com> Catherine Moore <clm@codesourcery.com> bfd/ * bfd.c (bfd_lookup_section_flags): Add section parm. * ecoff.c (bfd_debug_section): Remove flag_info initializer. * elf-bfd.h (bfd_elf_section_data): Move in section_flag_info. (bfd_elf_lookup_section_flags): Add section parm. * elf32-ppc.c (is_ppc_vle): New function. (ppc_elf_modify_segment_map): New function. (elf_backend_modify_segment_map): Define. (has_vle_insns): New define. * elf32-ppc.h (ppc_elf_modify_segment_map): Declare. * elflink.c (bfd_elf_lookup_section_flags): Add return value & parm. Move in logic to omit / include a section. * libbfd-in.h (bfd_link_info): Add section parm. (bfd_generic_lookup_section_flags): Likewise. * reloc.c (bfd_generic_lookup_section_flags): Likewise. * section.c (bfd_section): Move out section_flag_info. (BFD_FAKE_SECTION): Remove flag_info initializer. * targets.c (_bfd_lookup_section_flags): Add section parm. 2012-05-14 Catherine Moore <clm@codesourcery.com> bfd/ * archures.c (bfd_mach_ppc_vle): New. * bfd-in2.h: Regenerated. * cpu-powerpc.c (bfd_powerpc_archs): New entry for vle. * elf32-ppc.c (split16_format_type): New enumeration. (ppc_elf_vle_split16): New function. (HOWTO): Add entries for R_PPC_VLE relocations. (ppc_elf_reloc_type_lookup): Handle PPC_VLE relocations. (ppc_elf_section_flags): New function. (ppc_elf_lookup_section_flags): New function. (ppc_elf_section_processing): New function. (ppc_elf_check_relocs): Handle PPC_VLE relocations. (ppc_elf_relocation_section): Likewise. (elf_backend_lookup_section_flags_hook): Define. (elf_backend_section_flags): Define. (elf_backend_section_processing): Define. * elf32-ppc.h (ppc_elf_section_processing): Declare. * libbfd.h: Regenerated. * reloc.c (BFD_RELOC_PPC_VLE_REL8, BFD_RELOC_PPC_VLE_REL15, BFD_RELOC_PPC_VLE_REL24, BFD_RELOC_PPC_VLE_LO16A, BFD_RELOC_PPC_VLE_LO16D, BFD_RELOC_PPC_VLE_HI16A, BFD_RELOC_PPC_VLE_HI16D, BFD_RELOC_PPC_VLE_HA16A, BFD_RELOC_PPC_VLE_HA16D, BFD_RELOC_PPC_VLE_SDA21, BFD_RELOC_PPC_VLE_SDA21_LO, BFD_RELOC_PPC_VLE_SDAREL_LO16A, BFD_RELOC_PPC_VLE_SDAREL_LO16D, BFD_RELOC_PPC_VLE_SDAREL_HI16A, BFD_RELOC_PPC_VLE_SDAREL_HI16D, BFD_RELOC_PPC_VLE_SDAREL_HA16A, BFD_RELOC_PPC_VLE_SDAREL_HA16D): New bfd relocations. 2012-05-14 James Lemke <jwlemke@codesourcery.com> gas/ * config/tc-ppc.c (insn_validate): New func of existing code to call.. (ppc_setup_opcodes): ..from 2 places here. Revise for second (VLE) opcode table. Add #ifdef'd code to print opcode tables. 2012-05-14 James Lemke <jwlemke@codesourcery.com> gas/ * config/tc-ppc.c (ppc_setup_opcodes): Allow out-of-order for the VLE conditional branches. 2012-05-14 Catherine Moore <clm@codesourcery.com> Maciej W. Rozycki <macro@codesourcery.com> Rhonda Wittels <rhonda@codesourcery.com> gas/ * config/tc-ppc.c (PPC_VLE_SPLIT16A): New macro. (PPC_VLE_SPLIT16D): New macro. (PPC_VLE_LO16A): New macro. (PPC_VLE_LO16D): New macro. (PPC_VLE_HI16A): New macro. (PPC_VLE_HI16D): New macro. (PPC_VLE_HA16A): New macro. (PPC_VLE_HA16D): New macro. (PPC_APUINFO_VLE): New definition. (md_chars_to_number): New function. (md_parse_option): Check for combinations of little endian and -mvle. (md_show_usage): Document -mvle. (ppc_arch): Recognize VLE. (ppc_mach): Recognize bfd_mach_ppc_vle. (ppc_setup_opcodes): Print the opcode table if * config/tc-ppc.h (ppc_frag_check): Declare. * doc/c-ppc.texi: Document -mvle. * NEWS: Mention PowerPC VLE port. 2012-05-14 Catherine Moore <clm@codesourcery.com> gas/ * config/tc-ppc.h (ppc_dw2_line_min_insn_length): Declare. (DWARF2_LINE_MIN_INSN_LENGTH): Redefine. * config/tc-ppc.c (ppc_dw2_line_min_insn_length): New. * dwarf2dbg.c (scale_addr_delta): Handle values of 1 for DWARF2_LINE_MIN_INSN_LENGTH. 2012-05-14 Catherine Moore <clm@codesourcery.com> Maciej W. Rozycki <macro@codesourcery.com> Rhonda Wittels <rhonda@codesourcery.com> gas/testsuite/ * gas/ppc/ppc.exp: Run new tests. * gas/ppc/vle-reloc.d: New test. * gas/ppc/vle-reloc.s: New test. * gas/ppc/vle-simple-1.d: New test. * gas/ppc/vle-simple-1.s: New test. * gas/ppc/vle-simple-2.d: New test. * gas/ppc/vle-simple-2.s: New test. * gas/ppc/vle-simple-3.d: New test. * gas/ppc/vle-simple-3.s: New test. * gas/ppc/vle-simple-4.d: New test. * gas/ppc/vle-simple-4.s: New test. * gas/ppc/vle-simple-5.d: New test. * gas/ppc/vle-simple-5.s: New test. * gas/ppc/vle-simple-6.d: New test. * gas/ppc/vle-simple-6.s: New test. * gas/ppc/vle.d: New test. * gas/ppc/vle.s: New test. 2012-05-14 James Lemke <jwlemke@codesourcery.com> include/elf/ * ppc.h (SEC_PPC_VLE): Remove. 2012-05-14 Catherine Moore <clm@codesourcery.com> James Lemke <jwlemke@codesourcery.com> include/elf/ * ppc.h (R_PPC_VLE_REL8): New reloction. (R_PPC_VLE_REL15): Likewise. (R_PPC_VLE_REL24): Likewise. (R_PPC_VLE_LO16A): Likewise. (R_PPC_VLE_LO16D): Likewise. (R_PPC_VLE_HI16A): Likewise. (R_PPC_VLE_HI16D): Likewise. (R_PPC_VLE_HA16A): Likewise. (R_PPC_VLE_HA16D): Likewise. (R_PPC_VLE_SDA21): Likewise. (R_PPC_VLE_SDA21_LO): Likewise. (R_PPC_VLE_SDAREL_LO16A): Likewise. (R_PPC_VLE_SDAREL_LO16D): Likewise. (R_PPC_VLE_SDAREL_HI16A): Likewise. (R_PPC_VLE_SDAREL_HI16D): Likewise. (R_PPC_VLE_SDAREL_HA16A): Likewise. (R_PPC_VLE_SDAREL_HA16D): Likewise. (SEC_PPC_VLE): Remove. (PF_PPC_VLE): New program header flag. (SHF_PPC_VLE): New section header flag. (vle_opcodes, vle_num_opcodes): New. (VLE_OP): New macro. (VLE_OP_TO_SEG): New macro. 2012-05-14 Catherine Moore <clm@codesourcery.com> Maciej W. Rozycki <macro@codesourcery.com> Rhonda Wittels <rhonda@codesourcery.com> include/opcode/ * ppc.h (PPC_OPCODE_VLE): New definition. (PPC_OP_SA): New macro. (PPC_OP_SE_VLE): New macro. (PPC_OP): Use a variable shift amount. (powerpc_operand): Update comments. (PPC_OPSHIFT_INV): New macro. (PPC_OPERAND_CR): Replace with... (PPC_OPERAND_CR_BIT): ...this and (PPC_OPERAND_CR_REG): ...this. 2012-05-14 James Lemke <jwlemke@codesourcery.com> ld/ * ldlang.c (walk_wild_consider_section): Don't copy section_flag_list. Pass it to callback. (walk_wild_section_general): Pass section_flag_list to callback. (lang_add_section): Add sflag_list parm. Move out logic to keep / omit a section & call bfd_lookup_section_flags. (output_section_callback_fast): Add sflag_list parm. Add new parm to lang_add_section calls. (output_section_callback): Likewise. (check_section_callback): Add sflag_list parm. (lang_place_orphans): Add new parm to lang_add_section calls. (gc_section_callback): Add sflag_list parm. (find_relro_section_callback): Likewise. * ldlang.h (callback_t): Add flag_info parm. (lang_add_section): Add sflag_list parm. * emultempl/armelf.em (elf32_arm_add_stub_section): Add lang_add_section parm. * emultempl/beos.em (gld*_place_orphan): Likewise. * emultempl/elf32.em (gld*_place_orphan): Likewise. * emultempl/hppaelf.em (hppaelf_add_stub_section): Likewise. * emultempl/m68hc1xelf.em (m68hc11elf_add_stub_section): Likewise. * emultempl/mipself.em (mips_add_stub_section): Likewise. * emultempl/mmo.em (mmo_place_orphan): Likewise. * emultempl/pe.em (gld_*_place_orphan): Likewise. * emultempl/pep.em (gld_*_place_orphan): Likewise. * emultempl/ppc64elf.em (ppc_add_stub_section): Likewise. * emultempl/spuelf.em (spu_place_special_section): Likewise. * emultempl/vms.em (vms_place_orphan): Likewise. 2012-05-14 James Lemke <jwlemke@codesourcery.com> ld/testsuite/ * ld-powerpc/powerpc.exp: Create ppceabitests. * ld-powerpc/vle-multiseg.s: New. * ld-powerpc/vle-multiseg-1.d: New. * ld-powerpc/vle-multiseg-1.ld: New. * ld-powerpc/vle-multiseg-2.d: New. * ld-powerpc/vle-multiseg-2.ld: New. * ld-powerpc/vle-multiseg-3.d: New. * ld-powerpc/vle-multiseg-3.ld: New. * ld-powerpc/vle-multiseg-4.d: New. * ld-powerpc/vle-multiseg-4.ld: New. * ld-powerpc/vle-multiseg-5.d: New. * ld-powerpc/vle-multiseg-5.ld: New. * ld-powerpc/vle-multiseg-6.d: New. * ld-powerpc/vle-multiseg-6.ld: New. * ld-powerpc/vle-multiseg-6a.s: New. * ld-powerpc/vle-multiseg-6b.s: New. * ld-powerpc/vle-multiseg-6c.s: New. * ld-powerpc/vle-multiseg-6d.s: New. * ld-powerpc/powerpc.exp: Run new tests. 2012-05-14 Catherine Moore <clm@codesourcery.com> ld/ * NEWS: Mention PowerPC VLE port. 2012-05-14 Catherine Moore <clm@codesourcery.com> ld/testsuite/ * ld-powerpc/apuinfo.rd: Update for VLE. * ld-powerpc/vle-reloc-1.d: New. * ld-powerpc/vle-reloc-1.s: New. * ld-powerpc/vle-reloc-2.d: New. * ld-powerpc/vle-reloc-2.s: New. * ld-powerpc/vle-reloc-3.d: New. * ld-powerpc/vle-reloc-3.s: New. * ld-powerpc/vle-reloc-def-1.s: New. * ld-powerpc/vle-reloc-def-2.s: New. * ld-powerpc/vle-reloc-def-3.s: New. 2012-05-14 James Lemke <jwlemke@codesourcery.com> opcodes/ * ppc-dis.c (get_powerpc_dialect): Use is_ppc_vle. (PPC_OPCD_SEGS, VLE_OPCD_SEGS): New defines. (vle_opcd_indices): New array. (lookup_vle): New function. (disassemble_init_powerpc): Revise for second (VLE) opcode table. (print_insn_powerpc): Likewise. * ppc-opc.c: Likewise. 2012-05-14 Catherine Moore <clm@codesourcery.com> Maciej W. Rozycki <macro@codesourcery.com> Rhonda Wittels <rhonda@codesourcery.com> Nathan Froyd <froydnj@codesourcery.com> opcodes/ * ppc-opc.c (insert_arx, extract_arx): New functions. (insert_ary, extract_ary): New functions. (insert_li20, extract_li20): New functions. (insert_rx, extract_rx): New functions. (insert_ry, extract_ry): New functions. (insert_sci8, extract_sci8): New functions. (insert_sci8n, extract_sci8n): New functions. (insert_sd4h, extract_sd4h): New functions. (insert_sd4w, extract_sd4w): New functions. (insert_vlesi, extract_vlesi): New functions. (insert_vlensi, extract_vlensi): New functions. (insert_vleui, extract_vleui): New functions. (insert_vleil, extract_vleil): New functions. (BI_MASK, BB_MASK, BT): Use PPC_OPERAND_CR_BIT. (BI16, BI32, BO32, B8): New. (B15, B24, CRD32, CRS): New. (CRD, OBF, BFA, CR, CRFS): Use PPC_OPERAND_CR_REG. (DB, IMM20, RD, Rx, ARX, RY, RZ): New. (ARY, SCLSCI8, SCLSCI8N, SE_SD, SE_SDH): New. (SH6_MASK): Use PPC_OPSHIFT_INV. (SI8, UI5, OIMM5, UI7, BO16): New. (VLESIMM, VLENSIMM, VLEUIMM, VLEUIMML): New. (XT6, XA6, XB6, XB6S, XC6): Use PPC_OPSHIFT_INV. (ALLOW8_SPRG): New. (insert_sprg, extract_sprg): Check ALLOW8_SPRG. (OPVUP, OPVUP_MASK OPVUP): New (BD8, BD8_MASK, BD8IO, BD8IO_MASK): New. (EBD8IO, EBD8IO1_MASK, EBD8IO2_MASK, EBD8IO3_MASK): New. (BD15, BD15_MASK, EBD15, EBD15_MASK, EBD15BI, EBD15BI_MASK): New. (BD24,BD24_MASK, C_LK, C_LK_MASK, C, C_MASK): New. (IA16, IA16_MASK, I16A, I16A_MASK, I16L, I16L_MASK): New. (IM7, IM7_MASK, LI20, LI20_MASK, SCI8, SCI8_MASK): New. (SCI8BF, SCI8BF_MASK, SD4, SD4_MASK): New. (SE_IM5, SE_IM5_MASK): New. (SE_R, SE_R_MASK, SE_RR, SE_RR_MASK): New. (EX, EX_MASK, BO16F, BO16T, BO32F, BO32T): New. (BO32DNZ, BO32DZ): New. (NO371, PPCSPE, PPCISEL, PPCEFS, MULHW): Include PPC_OPCODE_VLE. (PPCVLE): New. (powerpc_opcodes): Add new VLE instructions. Update existing instruction to include PPCVLE if supported. * ppc-dis.c (ppc_opts): Add vle entry. (get_powerpc_dialect): New function. (powerpc_init_dialect): VLE support. (print_insn_big_powerpc): Call get_powerpc_dialect. (print_insn_little_powerpc): Likewise. (operand_value_powerpc): Handle negative shift counts. (print_insn_powerpc): Handle 2-byte instruction lengths.
424 lines
9.8 KiB
C
424 lines
9.8 KiB
C
/* BFD PowerPC CPU definition
|
|
Copyright 1994, 1995, 1996, 2000, 2001, 2002, 2003, 2005, 2007, 2008,
|
|
2010, 2012 Free Software Foundation, Inc.
|
|
Contributed by Ian Lance Taylor, Cygnus Support.
|
|
|
|
This file is part of BFD, the Binary File Descriptor library.
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; if not, write to the Free Software
|
|
Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
|
|
MA 02110-1301, USA. */
|
|
|
|
#include "sysdep.h"
|
|
#include "bfd.h"
|
|
#include "libbfd.h"
|
|
|
|
/* The common PowerPC architecture is compatible with the RS/6000. */
|
|
|
|
static const bfd_arch_info_type *powerpc_compatible
|
|
PARAMS ((const bfd_arch_info_type *, const bfd_arch_info_type *));
|
|
|
|
static const bfd_arch_info_type *
|
|
powerpc_compatible (a,b)
|
|
const bfd_arch_info_type *a;
|
|
const bfd_arch_info_type *b;
|
|
{
|
|
BFD_ASSERT (a->arch == bfd_arch_powerpc);
|
|
switch (b->arch)
|
|
{
|
|
default:
|
|
return NULL;
|
|
case bfd_arch_powerpc:
|
|
return bfd_default_compatible (a, b);
|
|
case bfd_arch_rs6000:
|
|
if (b->mach == bfd_mach_rs6k)
|
|
return a;
|
|
return NULL;
|
|
}
|
|
/*NOTREACHED*/
|
|
}
|
|
|
|
const bfd_arch_info_type bfd_powerpc_archs[] =
|
|
{
|
|
#if BFD_DEFAULT_TARGET_SIZE == 64
|
|
/* Default arch must come first. */
|
|
{
|
|
64, /* 64 bits in a word */
|
|
64, /* 64 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc64,
|
|
"powerpc",
|
|
"powerpc:common64",
|
|
3,
|
|
TRUE, /* default for 64 bit target */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[1]
|
|
},
|
|
/* elf32-ppc:ppc_elf_object_p relies on the default 32 bit arch
|
|
being immediately after the 64 bit default. */
|
|
{
|
|
32, /* 32 bits in a word */
|
|
32, /* 32 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc, /* for the POWER/PowerPC common architecture */
|
|
"powerpc",
|
|
"powerpc:common",
|
|
3,
|
|
FALSE,
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[2],
|
|
},
|
|
#else
|
|
/* Default arch must come first. */
|
|
{
|
|
32, /* 32 bits in a word */
|
|
32, /* 32 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc, /* for the POWER/PowerPC common architecture */
|
|
"powerpc",
|
|
"powerpc:common",
|
|
3,
|
|
TRUE, /* default for 32 bit target */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[1],
|
|
},
|
|
/* elf64-ppc:ppc64_elf_object_p relies on the default 64 bit arch
|
|
being immediately after the 32 bit default. */
|
|
{
|
|
64, /* 64 bits in a word */
|
|
64, /* 64 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc64,
|
|
"powerpc",
|
|
"powerpc:common64",
|
|
3,
|
|
FALSE,
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[2]
|
|
},
|
|
#endif
|
|
{
|
|
32, /* 32 bits in a word */
|
|
32, /* 32 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc_603,
|
|
"powerpc",
|
|
"powerpc:603",
|
|
3,
|
|
FALSE, /* not the default */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[3]
|
|
},
|
|
{
|
|
32, /* 32 bits in a word */
|
|
32, /* 32 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc_ec603e,
|
|
"powerpc",
|
|
"powerpc:EC603e",
|
|
3,
|
|
FALSE, /* not the default */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[4]
|
|
},
|
|
{
|
|
32, /* 32 bits in a word */
|
|
32, /* 32 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc_604,
|
|
"powerpc",
|
|
"powerpc:604",
|
|
3,
|
|
FALSE, /* not the default */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[5]
|
|
},
|
|
{
|
|
32, /* 32 bits in a word */
|
|
32, /* 32 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc_403,
|
|
"powerpc",
|
|
"powerpc:403",
|
|
3,
|
|
FALSE, /* not the default */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[6]
|
|
},
|
|
{
|
|
32, /* 32 bits in a word */
|
|
32, /* 32 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc_601,
|
|
"powerpc",
|
|
"powerpc:601",
|
|
3,
|
|
FALSE, /* not the default */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[7]
|
|
},
|
|
{
|
|
64, /* 64 bits in a word */
|
|
64, /* 64 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc_620,
|
|
"powerpc",
|
|
"powerpc:620",
|
|
3,
|
|
FALSE, /* not the default */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[8]
|
|
},
|
|
{
|
|
64, /* 64 bits in a word */
|
|
64, /* 64 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc_630,
|
|
"powerpc",
|
|
"powerpc:630",
|
|
3,
|
|
FALSE, /* not the default */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[9]
|
|
},
|
|
{
|
|
64, /* 64 bits in a word */
|
|
64, /* 64 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc_a35,
|
|
"powerpc",
|
|
"powerpc:a35",
|
|
3,
|
|
FALSE, /* not the default */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[10]
|
|
},
|
|
{
|
|
64, /* 64 bits in a word */
|
|
64, /* 64 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc_rs64ii,
|
|
"powerpc",
|
|
"powerpc:rs64ii",
|
|
3,
|
|
FALSE, /* not the default */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[11]
|
|
},
|
|
{
|
|
64, /* 64 bits in a word */
|
|
64, /* 64 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc_rs64iii,
|
|
"powerpc",
|
|
"powerpc:rs64iii",
|
|
3,
|
|
FALSE, /* not the default */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[12]
|
|
},
|
|
{
|
|
32, /* 32 bits in a word */
|
|
32, /* 32 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc_7400,
|
|
"powerpc",
|
|
"powerpc:7400",
|
|
3,
|
|
FALSE, /* not the default */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[13]
|
|
},
|
|
{
|
|
32, /* 32 bits in a word */
|
|
32, /* 32 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc_e500,
|
|
"powerpc",
|
|
"powerpc:e500",
|
|
3,
|
|
FALSE,
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[14]
|
|
},
|
|
{
|
|
32, /* 32 bits in a word */
|
|
32, /* 32 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc_e500mc,
|
|
"powerpc",
|
|
"powerpc:e500mc",
|
|
3,
|
|
FALSE, /* not the default */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[15]
|
|
},
|
|
{
|
|
64, /* 64 bits in a word */
|
|
64, /* 64 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc_e500mc64,
|
|
"powerpc",
|
|
"powerpc:e500mc64",
|
|
3,
|
|
FALSE, /* not the default */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[16]
|
|
},
|
|
{
|
|
32, /* 32 bits in a word */
|
|
32, /* 32 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc_860,
|
|
"powerpc",
|
|
"powerpc:MPC8XX",
|
|
3,
|
|
FALSE, /* not the default */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[17]
|
|
},
|
|
{
|
|
32, /* 32 bits in a word */
|
|
32, /* 32 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc_750,
|
|
"powerpc",
|
|
"powerpc:750",
|
|
3,
|
|
FALSE, /* not the default */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[18]
|
|
},
|
|
{
|
|
32, /* 32 bits in a word */
|
|
32, /* 32 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc_titan,
|
|
"powerpc",
|
|
"powerpc:titan",
|
|
3,
|
|
FALSE, /* not the default */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[19]
|
|
},
|
|
{
|
|
16, /* 16 or 32 bits in a word */
|
|
32, /* 32 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc_vle,
|
|
"powerpc",
|
|
"powerpc:vle",
|
|
3,
|
|
FALSE, /* not the default */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[20]
|
|
},
|
|
{
|
|
64, /* 64 bits in a word */
|
|
64, /* 64 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc_e5500,
|
|
"powerpc",
|
|
"powerpc:e5500",
|
|
3,
|
|
FALSE, /* not the default */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
&bfd_powerpc_archs[21]
|
|
},
|
|
{
|
|
64, /* 64 bits in a word */
|
|
64, /* 64 bits in an address */
|
|
8, /* 8 bits in a byte */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc_e6500,
|
|
"powerpc",
|
|
"powerpc:e6500",
|
|
3,
|
|
FALSE, /* not the default */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
0
|
|
}
|
|
};
|