mirror of
https://github.com/darlinghq/darling-gdb.git
synced 2024-12-15 00:00:20 +00:00
d6db1fabcc
* s390-nat.c (SUBOFF): Remove. (s390_native_supply, s390_native_collect): New functions. (supply_gregset, supply_fpregset): Use s390_native_supply. (fill_gregset, fill_fpregset): Use s390_native_collect. * s390-tdep.c (s390_pseudo_register_reggroup_p): Update comment. (s390_unwind_pseudo_register): New function. (s390_prologue_frame_unwind_cache): Unwind PSW address and mask registers instead of PC and CC. (s390_backchain_frame_unwind_cache): Likewise. (s390_sigtramp_frame_unwind_cache): Do not unwind PC, CC, or full GPR pseudos. (s390_trad_frame_prev_register): New function. (s390_frame_prev_register): Use it. (s390_sigtramp_frame_prev_register): Likewise. (s390_dwarf2_prev_register): Use s390_unwind_pseudo_register. (s390_dwarf2_frame_init_reg): Unwind PSW address and mask. Use special callback to unwind any pseudo. * features/s390-core32.xml: Add pswm/pswa to save/restore group. * features/s390-core64.xml: Likewise. * features/s390x-core64.xml: Likewise. * features/s390-linux32.c: Regenerate. * features/s390-linux64.c: Likewise. * features/s390x-linux64.c: Likewise. gdbserver/ChangeLog: * linux-s390-low.c (s390_collect_ptrace_register): Fully convert PSW address/mask between 8-byte and 16-byte formats. (s390_supply_ptrace_register): Likewise. (s390_get_pc, s390_set_pc): 4-byte PSW address always includes basic addressing mode bit.
46 lines
2.4 KiB
XML
46 lines
2.4 KiB
XML
<?xml version="1.0"?>
|
|
<!-- Copyright (C) 2010, 2011 Free Software Foundation, Inc.
|
|
|
|
Copying and distribution of this file, with or without modification,
|
|
are permitted in any medium without royalty provided the copyright
|
|
notice and this notice are preserved. -->
|
|
|
|
<!DOCTYPE feature SYSTEM "gdb-target.dtd">
|
|
<feature name="org.gnu.gdb.s390.core">
|
|
<reg name="pswm" bitsize="32" type="uint32" group="psw"/>
|
|
<reg name="pswa" bitsize="32" type="uint32" group="psw"/>
|
|
<reg name="r0h" bitsize="32" type="uint32" group="upper"/>
|
|
<reg name="r0l" bitsize="32" type="uint32" group="lower"/>
|
|
<reg name="r1h" bitsize="32" type="uint32" group="upper"/>
|
|
<reg name="r1l" bitsize="32" type="uint32" group="lower"/>
|
|
<reg name="r2h" bitsize="32" type="uint32" group="upper"/>
|
|
<reg name="r2l" bitsize="32" type="uint32" group="lower"/>
|
|
<reg name="r3h" bitsize="32" type="uint32" group="upper"/>
|
|
<reg name="r3l" bitsize="32" type="uint32" group="lower"/>
|
|
<reg name="r4h" bitsize="32" type="uint32" group="upper"/>
|
|
<reg name="r4l" bitsize="32" type="uint32" group="lower"/>
|
|
<reg name="r5h" bitsize="32" type="uint32" group="upper"/>
|
|
<reg name="r5l" bitsize="32" type="uint32" group="lower"/>
|
|
<reg name="r6h" bitsize="32" type="uint32" group="upper"/>
|
|
<reg name="r6l" bitsize="32" type="uint32" group="lower"/>
|
|
<reg name="r7h" bitsize="32" type="uint32" group="upper"/>
|
|
<reg name="r7l" bitsize="32" type="uint32" group="lower"/>
|
|
<reg name="r8h" bitsize="32" type="uint32" group="upper"/>
|
|
<reg name="r8l" bitsize="32" type="uint32" group="lower"/>
|
|
<reg name="r9h" bitsize="32" type="uint32" group="upper"/>
|
|
<reg name="r9l" bitsize="32" type="uint32" group="lower"/>
|
|
<reg name="r10h" bitsize="32" type="uint32" group="upper"/>
|
|
<reg name="r10l" bitsize="32" type="uint32" group="lower"/>
|
|
<reg name="r11h" bitsize="32" type="uint32" group="upper"/>
|
|
<reg name="r11l" bitsize="32" type="uint32" group="lower"/>
|
|
<reg name="r12h" bitsize="32" type="uint32" group="upper"/>
|
|
<reg name="r12l" bitsize="32" type="uint32" group="lower"/>
|
|
<reg name="r13h" bitsize="32" type="uint32" group="upper"/>
|
|
<reg name="r13l" bitsize="32" type="uint32" group="lower"/>
|
|
<reg name="r14h" bitsize="32" type="uint32" group="upper"/>
|
|
<reg name="r14l" bitsize="32" type="uint32" group="lower"/>
|
|
<reg name="r15h" bitsize="32" type="uint32" group="upper"/>
|
|
<reg name="r15l" bitsize="32" type="uint32" group="lower"/>
|
|
</feature>
|
|
|