mirror of
https://github.com/libretro/NP2kai.git
synced 2024-10-06 22:33:28 +00:00
103 lines
1.9 KiB
C
Executable File
103 lines
1.9 KiB
C
Executable File
#include <compiler.h>
|
||
#include <cpucore.h>
|
||
#include <pccore.h>
|
||
#include <io/iocore.h>
|
||
#include <bios/bios.h>
|
||
#include <bios/biosmem.h>
|
||
|
||
|
||
static REG8 bios0x1f_90(void) {
|
||
|
||
UINT8 work[256];
|
||
UINT srclimit;
|
||
UINT srcaddr;
|
||
UINT dstlimit;
|
||
UINT dstaddr;
|
||
UINT32 srcbase;
|
||
UINT32 dstbase;
|
||
UINT leng;
|
||
UINT l;
|
||
|
||
MEMR_READS(CPU_ES, CPU_BX + 0x10, work, 0x10);
|
||
srclimit = work[0] + (work[1] << 8) + 1;
|
||
srcaddr = CPU_SI;
|
||
if (srclimit <= srcaddr) {
|
||
goto p90_err;
|
||
}
|
||
dstlimit = work[8] + (work[9] << 8) + 1;
|
||
dstaddr = CPU_DI;
|
||
if (dstlimit <= dstaddr) {
|
||
goto p90_err;
|
||
}
|
||
|
||
CPU_A20EN(TRUE);
|
||
srcbase = work[2] + (work[3] << 8) + (work[4] << 16);
|
||
dstbase = work[10] + (work[11] << 8) + (work[12] << 16);
|
||
leng = LOW16(CPU_CX - 1) + 1;
|
||
// TRACEOUT(("move %.8x %.8x %.4x", srcbase + srcaddr, dstbase + dstaddr, leng));
|
||
do {
|
||
l = MIN(leng, sizeof(work));
|
||
l = MIN(l, srclimit - srcaddr);
|
||
l = MIN(l, dstlimit - dstaddr);
|
||
if (!l) {
|
||
CPU_A20EN(FALSE);
|
||
goto p90_err2;
|
||
}
|
||
MEML_READS(srcbase + srcaddr, work, l);
|
||
MEML_WRITES(dstbase + dstaddr, work, l);
|
||
srcaddr = LOW16(srcaddr + l);
|
||
dstaddr = LOW16(dstaddr + l);
|
||
leng -= l;
|
||
} while(leng);
|
||
TRACEOUT(("BIOS1F90 - success"));
|
||
CPU_A20EN(FALSE);
|
||
return(0);
|
||
|
||
p90_err2:
|
||
TRACEOUT(("BIOS1F90 - remain %dbytes", leng));
|
||
|
||
p90_err:
|
||
TRACEOUT(("BIOS1F90 - failure"));
|
||
return(C_FLAG);
|
||
}
|
||
|
||
static REG8 bios0x1f_CC(void) {
|
||
|
||
#if defined(SUPPORT_PCI)
|
||
// int 1Ah AH=B1と同じ？
|
||
if(pcidev.enable){
|
||
bios0x1a_pci_part(0);
|
||
}
|
||
#endif
|
||
|
||
return(C_FLAG);
|
||
}
|
||
|
||
// ----
|
||
|
||
void bios0x1f(void) {
|
||
|
||
REG8 cflag;
|
||
REG8 flag;
|
||
|
||
if (!(CPU_AH & 0x80)) {
|
||
return;
|
||
}
|
||
if (CPU_AH == 0xCC) {
|
||
cflag = bios0x1f_CC();
|
||
}
|
||
else if (!(CPU_AH & 0x10)) {
|
||
cflag = 0;
|
||
}
|
||
else if (CPU_AH == 0x90) {
|
||
cflag = bios0x1f_90();
|
||
}
|
||
else {
|
||
return;
|
||
}
|
||
flag = (REG8)(MEMR_READ8(CPU_SS, CPU_SP + 4) & (~C_FLAG));
|
||
flag |= cflag;
|
||
MEMR_WRITE8(CPU_SS, CPU_SP + 4, flag);
|
||
}
|
||
|