libretro/NP2kai
1
0
Fork 0
mirror of https://github.com/libretro/NP2kai.git synced 2024-10-07 14:53:33 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
101536c815
NP2kai/i386c/cpumem.c
AZO234 6b63afd352 replace libretro-common 68
2019-03-21 20:48:05 +09:00

1662 lines
50 KiB
C
Executable File
Raw Blame History

#include "compiler.h"
#if 1
#undef TRACEOUT
#define TRACEOUT(s) (void)(s)
#endif /* 1 */
#ifndef NP2_MEMORY_ASM
#include "cpucore.h"
#include "pccore.h"
#include "iocore.h"
#include "memtram.h"
#include "memvram.h"
#include "memegc.h"
#if defined(SUPPORT_PC9821)
#include "memvga.h"
#endif
#include "memems.h"
#include "memepp.h"
#include "vram.h"
#include "font/font.h"
#if defined(SUPPORT_CL_GD5430)
#include "wab/cirrus_vga_extern.h"
#endif
#if defined(SUPPORT_PCI)
#include "bios/bios.h"
#endif
UINT8 mem[0x200000];
typedef void (MEMCALL * MEM8WRITE)(UINT32 address, REG8 value);
typedef REG8 (MEMCALL * MEM8READ)(UINT32 address);
typedef void (MEMCALL * MEM16WRITE)(UINT32 address, REG16 value);
typedef REG16 (MEMCALL * MEM16READ)(UINT32 address);
typedef void (MEMCALL * MEM32WRITE)(UINT32 address, UINT32 value);
typedef UINT32 (MEMCALL * MEM32READ)(UINT32 address);
// ---- MAIN
static REG8 MEMCALL memmain_rd8(UINT32 address) {
return(mem[address]);
}
static REG16 MEMCALL memmain_rd16(UINT32 address) {
const UINT8 *ptr;
ptr = mem + address;
return(LOADINTELWORD(ptr));
}
static UINT32 MEMCALL memmain_rd32(UINT32 address) {
const UINT8 *ptr;
ptr = mem + address;
return(LOADINTELDWORD(ptr));
}
static void MEMCALL memmain_wr8(UINT32 address, REG8 value) {
mem[address] = (UINT8)value;
}
static void MEMCALL memmain_wr16(UINT32 address, REG16 value) {
UINT8 *ptr;
ptr = mem + address;
STOREINTELWORD(ptr, value);
}
static void MEMCALL memmain_wr32(UINT32 address, UINT32 value) {
UINT8 *ptr;
ptr = mem + address;
STOREINTELDWORD(ptr, value);
}
// ---- N/C
static REG8 MEMCALL memnc_rd8(UINT32 address) {
(void)address;
return(0xff);
}
static REG16 MEMCALL memnc_rd16(UINT32 address) {
(void)address;
return(0xffff);
}
static UINT32 MEMCALL memnc_rd32(UINT32 address) {
(void)address;
return(0xffffffff);
}
static void MEMCALL memnc_wr8(UINT32 address, REG8 value) {
(void)address;
(void)value;
}
static void MEMCALL memnc_wr16(UINT32 address, REG16 value) {
// 強制RAM化
// (void)address;
// (void)value;
UINT8 *ptr;
UINT16 bit;
ptr = mem + address;
bit = 1 << ((address >> 12) & 15);
if ((address + 1) & 0xfff) {
if (CPU_RAM_D000 & bit) {
STOREINTELWORD(ptr, value);
}
}
else {
if (CPU_RAM_D000 & bit) {
ptr[0] = (UINT8)value;
}
if (CPU_RAM_D000 & (bit << 1)) {
ptr[1] = (UINT8)(value >> 8);
}
}
//
}
static void MEMCALL memnc_wr32(UINT32 address, UINT32 value) {
(void)address;
(void)value;
}
// ---- memory 000000-0ffffff + 64KB
typedef struct {
MEM8READ rd8[0x22];
MEM8WRITE wr8[0x22];
MEM16READ rd16[0x22];
MEM16WRITE wr16[0x22];
MEM32READ rd32[0x22];
MEM32WRITE wr32[0x22];
} MEMFN0;
typedef struct {
MEM8READ brd8; // E8000-F7FFF byte read
MEM8READ ird8; // F8000-FFFFF byte read
MEM8WRITE bwr8; // E8000-FFFFF byte write
MEM16READ brd16; // E8000-F7FFF word read
MEM16READ ird16; // F8000-FFFFF word read
MEM16WRITE bwr16; // F8000-FFFFF word write
MEM32READ brd32; // E8000-F7FFF word read
MEM32READ ird32; // F8000-FFFFF word read
MEM32WRITE bwr32; // F8000-FFFFF word write
} MMAPTBL;
typedef struct {
MEM8READ rd8;
MEM8WRITE wr8;
MEM16READ rd16;
MEM16WRITE wr16;
MEM32READ rd32;
MEM32WRITE wr32;
} VACCTBL;
static MEMFN0 memfn0 = {
{memmain_rd8, memmain_rd8, memmain_rd8, memmain_rd8, // 00
memmain_rd8, memmain_rd8, memmain_rd8, memmain_rd8, // 20
memmain_rd8, memmain_rd8, memmain_rd8, memmain_rd8, // 40
memmain_rd8, memmain_rd8, memmain_rd8, memmain_rd8, // 60
memmain_rd8, memmain_rd8, memmain_rd8, memmain_rd8, // 80
memtram_rd8, memvram0_rd8, memvram0_rd8, memvram0_rd8, // a0
memems_rd8, memems_rd8, memmain_rd8, memmain_rd8, // c0
memvram0_rd8, memmain_rd8, memmain_rd8, memf800_rd8, // e0
memmain_rd8, memmain_rd8},
{memmain_wr8, memmain_wr8, memmain_wr8, memmain_wr8, // 00
memmain_wr8, memmain_wr8, memmain_wr8, memmain_wr8, // 20
memmain_wr8, memmain_wr8, memmain_wr8, memmain_wr8, // 40
memmain_wr8, memmain_wr8, memmain_wr8, memmain_wr8, // 60
memmain_wr8, memmain_wr8, memmain_wr8, memmain_wr8, // 80
memtram_wr8, memvram0_wr8, memvram0_wr8, memvram0_wr8, // a0
memems_wr8, memems_wr8, memd000_wr8, memd000_wr8, // c0
memvram0_wr8, memnc_wr8, memnc_wr8, memnc_wr8, // e0
memmain_wr8, memmain_wr8},
{memmain_rd16, memmain_rd16, memmain_rd16, memmain_rd16, // 00
memmain_rd16, memmain_rd16, memmain_rd16, memmain_rd16, // 20
memmain_rd16, memmain_rd16, memmain_rd16, memmain_rd16, // 40
memmain_rd16, memmain_rd16, memmain_rd16, memmain_rd16, // 60
memmain_rd16, memmain_rd16, memmain_rd16, memmain_rd16, // 80
memtram_rd16, memvram0_rd16, memvram0_rd16, memvram0_rd16, // a0
memems_rd16, memems_rd16, memmain_rd16, memmain_rd16, // c0
memvram0_rd16, memmain_rd16, memmain_rd16, memf800_rd16, // e0
memmain_rd16, memmain_rd16},
{memmain_wr16, memmain_wr16, memmain_wr16, memmain_wr16, // 00
memmain_wr16, memmain_wr16, memmain_wr16, memmain_wr16, // 20
memmain_wr16, memmain_wr16, memmain_wr16, memmain_wr16, // 40
memmain_wr16, memmain_wr16, memmain_wr16, memmain_wr16, // 60
memmain_wr16, memmain_wr16, memmain_wr16, memmain_wr16, // 80
memtram_wr16, memvram0_wr16, memvram0_wr16, memvram0_wr16, // a0
memems_wr16, memems_wr16, memd000_wr16, memd000_wr16, // c0
memvram0_wr16, memnc_wr16, memnc_wr16, memnc_wr16, // e0
memmain_wr16, memmain_wr16},
{memmain_rd32, memmain_rd32, memmain_rd32, memmain_rd32, // 00
memmain_rd32, memmain_rd32, memmain_rd32, memmain_rd32, // 20
memmain_rd32, memmain_rd32, memmain_rd32, memmain_rd32, // 40
memmain_rd32, memmain_rd32, memmain_rd32, memmain_rd32, // 60
memmain_rd32, memmain_rd32, memmain_rd32, memmain_rd32, // 80
memtram_rd32, memvram0_rd32, memvram0_rd32, memvram0_rd32, // a0
memems_rd32, memems_rd32, memmain_rd32, memmain_rd32, // c0
memvram0_rd32, memmain_rd32, memmain_rd32, memf800_rd32, // e0
memmain_rd32, memmain_rd32},
{memmain_wr32, memmain_wr32, memmain_wr32, memmain_wr32, // 00
memmain_wr32, memmain_wr32, memmain_wr32, memmain_wr32, // 20
memmain_wr32, memmain_wr32, memmain_wr32, memmain_wr32, // 40
memmain_wr32, memmain_wr32, memmain_wr32, memmain_wr32, // 60
memmain_wr32, memmain_wr32, memmain_wr32, memmain_wr32, // 80
memtram_wr32, memvram0_wr32, memvram0_wr32, memvram0_wr32, // a0
memems_wr32, memems_wr32, memd000_wr32, memd000_wr32, // c0
memvram0_wr32, memnc_wr32, memnc_wr32, memnc_wr32, // e0
memmain_wr32, memmain_wr32}};
static const MMAPTBL mmaptbl[2] = {
{memmain_rd8, memf800_rd8, memnc_wr8,
memmain_rd16, memf800_rd16, memnc_wr16,
memmain_rd32, memf800_rd32, memnc_wr32},
{memf800_rd8, memf800_rd8, memepson_wr8,
memf800_rd16, memf800_rd16, memepson_wr16,
memf800_rd32, memf800_rd32, memepson_wr32}};
static const VACCTBL vacctbl[0x10] = {
{memvram0_rd8, memvram0_wr8, memvram0_rd16, memvram0_wr16, memvram0_rd32, memvram0_wr32, }, // 00
{memvram1_rd8, memvram1_wr8, memvram1_rd16, memvram1_wr16, memvram1_rd32, memvram1_wr32, },
{memvram0_rd8, memvram0_wr8, memvram0_rd16, memvram0_wr16, memvram0_rd32, memvram0_wr32, },
{memvram1_rd8, memvram1_wr8, memvram1_rd16, memvram1_wr16, memvram1_rd32, memvram1_wr32, },
{memvram0_rd8, memvram0_wr8, memvram0_rd16, memvram0_wr16, memvram0_rd32, memvram0_wr32, }, // 40
{memvram1_rd8, memvram1_wr8, memvram1_rd16, memvram1_wr16, memvram1_rd32, memvram1_wr32, },
{memvram0_rd8, memvram0_wr8, memvram0_rd16, memvram0_wr16, memvram0_rd32, memvram0_wr32, },
{memvram1_rd8, memvram1_wr8, memvram1_rd16, memvram1_wr16, memvram1_rd32, memvram1_wr32, },
{memtcr0_rd8, memtdw0_wr8, memtcr0_rd16, memtdw0_wr16, memtcr0_rd32, memtdw0_wr32, }, // 80
{memtcr1_rd8, memtdw1_wr8, memtcr1_rd16, memtdw1_wr16, memtcr1_rd32, memtdw1_wr32, },
{memegc_rd8, memegc_wr8, memegc_rd16, memegc_wr16, memegc_rd32, memegc_wr32, },
{memegc_rd8, memegc_wr8, memegc_rd16, memegc_wr16, memegc_rd32, memegc_wr32, },
{memvram0_rd8, memrmw0_wr8, memvram0_rd16, memrmw0_wr16, memvram0_rd32, memrmw0_wr32, }, // c0
{memvram1_rd8, memrmw1_wr8, memvram1_rd16, memrmw1_wr16, memvram1_rd32, memrmw1_wr32, },
{memegc_rd8, memegc_wr8, memegc_rd16, memegc_wr16, memegc_rd32, memegc_wr32, },
{memegc_rd8, memegc_wr8, memegc_rd16, memegc_wr16, memegc_rd32, memegc_wr32, }};
void MEMCALL memm_arch(UINT type) {
const MMAPTBL *mm;
mm = mmaptbl + (type & 1);
memfn0.rd8[0xe8000 >> 15] = mm->brd8;
memfn0.rd8[0xf0000 >> 15] = mm->brd8;
memfn0.rd8[0xf8000 >> 15] = mm->ird8;
memfn0.wr8[0xe8000 >> 15] = mm->bwr8;
memfn0.wr8[0xf0000 >> 15] = mm->bwr8;
memfn0.wr8[0xf8000 >> 15] = mm->bwr8;
memfn0.rd16[0xe8000 >> 15] = mm->brd16;
memfn0.rd16[0xf0000 >> 15] = mm->brd16;
memfn0.rd16[0xf8000 >> 15] = mm->ird16;
memfn0.wr16[0xe8000 >> 15] = mm->bwr16;
memfn0.wr16[0xf0000 >> 15] = mm->bwr16;
memfn0.wr16[0xf8000 >> 15] = mm->bwr16;
memfn0.rd32[0xe8000 >> 15] = mm->brd32;
memfn0.rd32[0xf0000 >> 15] = mm->brd32;
memfn0.rd32[0xf8000 >> 15] = mm->ird32;
memfn0.wr32[0xe8000 >> 15] = mm->bwr32;
memfn0.wr32[0xf0000 >> 15] = mm->bwr32;
memfn0.wr32[0xf8000 >> 15] = mm->bwr32;
}
void MEMCALL memm_vram(UINT func) {
const VACCTBL *vacc;
#if defined(SUPPORT_PC9821)
if (!(func & 0x20)) {
#endif // defined(SUPPORT_PC9821)
vacc = vacctbl + (func & 0x0f);
memfn0.rd8[0xa8000 >> 15] = vacc->rd8;
memfn0.rd8[0xb0000 >> 15] = vacc->rd8;
memfn0.rd8[0xb8000 >> 15] = vacc->rd8;
memfn0.rd8[0xe0000 >> 15] = vacc->rd8;
memfn0.wr8[0xa8000 >> 15] = vacc->wr8;
memfn0.wr8[0xb0000 >> 15] = vacc->wr8;
memfn0.wr8[0xb8000 >> 15] = vacc->wr8;
memfn0.wr8[0xe0000 >> 15] = vacc->wr8;
memfn0.rd16[0xa8000 >> 15] = vacc->rd16;
memfn0.rd16[0xb0000 >> 15] = vacc->rd16;
memfn0.rd16[0xb8000 >> 15] = vacc->rd16;
memfn0.rd16[0xe0000 >> 15] = vacc->rd16;
memfn0.wr16[0xa8000 >> 15] = vacc->wr16;
memfn0.wr16[0xb0000 >> 15] = vacc->wr16;
memfn0.wr16[0xb8000 >> 15] = vacc->wr16;
memfn0.wr16[0xe0000 >> 15] = vacc->wr16;
memfn0.rd32[0xa8000 >> 15] = vacc->rd32;
memfn0.rd32[0xb0000 >> 15] = vacc->rd32;
memfn0.rd32[0xb8000 >> 15] = vacc->rd32;
memfn0.rd32[0xe0000 >> 15] = vacc->rd32;
memfn0.wr32[0xa8000 >> 15] = vacc->wr32;
memfn0.wr32[0xb0000 >> 15] = vacc->wr32;
memfn0.wr32[0xb8000 >> 15] = vacc->wr32;
memfn0.wr32[0xe0000 >> 15] = vacc->wr32;
if (!(func & (1 << VOPBIT_ANALOG))) { // digital
memfn0.rd8[0xe0000 >> 15] = memnc_rd8;
memfn0.wr8[0xe0000 >> 15] = memnc_wr8;
memfn0.rd16[0xe0000 >> 15] = memnc_rd16;
memfn0.wr16[0xe0000 >> 15] = memnc_wr16;
memfn0.rd32[0xe0000 >> 15] = memnc_rd32;
memfn0.wr32[0xe0000 >> 15] = memnc_wr32;
}
#if defined(SUPPORT_PC9821)
}
else {
memfn0.rd8[0xa8000 >> 15] = memvga0_rd8;
memfn0.rd8[0xb0000 >> 15] = memvga1_rd8;
memfn0.rd8[0xb8000 >> 15] = memnc_rd8;
memfn0.rd8[0xe0000 >> 15] = memvgaio_rd8;
memfn0.wr8[0xa8000 >> 15] = memvga0_wr8;
memfn0.wr8[0xb0000 >> 15] = memvga1_wr8;
memfn0.wr8[0xb8000 >> 15] = memnc_wr8;
memfn0.wr8[0xe0000 >> 15] = memvgaio_wr8;
memfn0.rd16[0xa8000 >> 15] = memvga0_rd16;
memfn0.rd16[0xb0000 >> 15] = memvga1_rd16;
memfn0.rd16[0xb8000 >> 15] = memnc_rd16;
memfn0.rd16[0xe0000 >> 15] = memvgaio_rd16;
memfn0.wr16[0xa8000 >> 15] = memvga0_wr16;
memfn0.wr16[0xb0000 >> 15] = memvga1_wr16;
memfn0.wr16[0xb8000 >> 15] = memnc_wr16;
memfn0.wr16[0xe0000 >> 15] = memvgaio_wr16;
memfn0.rd32[0xa8000 >> 15] = memvga0_rd32;
memfn0.rd32[0xb0000 >> 15] = memvga1_rd32;
memfn0.rd32[0xb8000 >> 15] = memnc_rd32;
memfn0.rd32[0xe0000 >> 15] = memvgaio_rd32;
memfn0.wr32[0xa8000 >> 15] = memvga0_wr32;
memfn0.wr32[0xb0000 >> 15] = memvga1_wr32;
memfn0.wr32[0xb8000 >> 15] = memnc_wr32;
memfn0.wr32[0xe0000 >> 15] = memvgaio_wr32;
}
#endif // defined(SUPPORT_PC9821)
}
// ---- memory f00000-fffffff
typedef struct {
MEM8READ rd8[8];
MEM8WRITE wr8[8];
MEM16READ rd16[8];
MEM16WRITE wr16[8];
MEM32READ rd32[8];
MEM32WRITE wr32[8];
} MEMFNF;
static REG8 MEMCALL memsys_rd8(UINT32 address) {
address -= 0xf00000;
return(memfn0.rd8[address >> 15](address));
}
static REG16 MEMCALL memsys_rd16(UINT32 address) {
address -= 0xf00000;
return(memfn0.rd16[address >> 15](address));
}
static UINT32 MEMCALL memsys_rd32(UINT32 address) {
address -= 0xf00000;
return(memfn0.rd32[address >> 15](address));
}
static void MEMCALL memsys_wr8(UINT32 address, REG8 value) {
address -= 0xf00000;
memfn0.wr8[address >> 15](address, value);
}
static void MEMCALL memsys_wr16(UINT32 address, REG16 value) {
address -= 0xf00000;
memfn0.wr16[address >> 15](address, value);
}
static void MEMCALL memsys_wr32(UINT32 address, UINT32 value) {
address -= 0xf00000;
memfn0.wr32[address >> 15](address, value);
}
#if defined(SUPPORT_PC9821)
static const MEMFNF memfnf = {
{memvgaf_rd8, memvgaf_rd8, memvgaf_rd8, memvgaf_rd8,
memnc_rd8, memsys_rd8, memsys_rd8, memsys_rd8},
{memvgaf_wr8, memvgaf_wr8, memvgaf_wr8, memvgaf_wr8,
memnc_wr8, memsys_wr8, memsys_wr8, memsys_wr8},
{memvgaf_rd16, memvgaf_rd16, memvgaf_rd16, memvgaf_rd16,
memnc_rd16, memsys_rd16, memsys_rd16, memsys_rd16},
{memvgaf_wr16, memvgaf_wr16, memvgaf_wr16, memvgaf_wr16,
memnc_wr16, memsys_wr16, memsys_wr16, memsys_wr16},
{memvgaf_rd32, memvgaf_rd32, memvgaf_rd32, memvgaf_rd32,
memnc_rd32, memsys_rd32, memsys_rd32, memsys_rd32},
{memvgaf_wr32, memvgaf_wr32, memvgaf_wr32, memvgaf_wr32,
memnc_wr32, memsys_wr32, memsys_wr32, memsys_wr32}};
#else
static const MEMFNF memfnf = {
{memnc_rd8, memnc_rd8, memnc_rd8, memnc_rd8,
memnc_rd8, memsys_rd8, memsys_rd8, memsys_rd8},
{memnc_wr8, memnc_wr8, memnc_wr8, memnc_wr8,
memnc_wr8, memsys_wr8, memsys_wr8, memsys_wr8},
{memnc_rd16, memnc_rd16, memnc_rd16, memnc_rd16,
memnc_rd16, memsys_rd16, memsys_rd16, memsys_rd16},
{memnc_wr16, memnc_wr16, memnc_wr16, memnc_wr16,
memnc_wr16, memsys_wr16, memsys_wr16, memsys_wr16},
{memvgaf_rd32, memvgaf_rd32, memvgaf_rd32, memvgaf_rd32,
memnc_rd32, memsys_rd32, memsys_rd32, memsys_rd32},
{memvgaf_wr32, memvgaf_wr32, memvgaf_wr32, memvgaf_wr32,
memnc_wr32, memsys_wr32, memsys_wr32, memsys_wr32}};
#endif
// ----
REG8 MEMCALL memp_read8(UINT32 address) {
//if (0xD4000 <= address && address <= 0xD5FFF) {
// printf("GP-IB BIOS memread");
//}
//if (0x400 <= address && address <= 0x5ff) {
// printf("BDA (read8): %x ret %x", address, mem[address]);
//}
//if (address == 0xf0000) {
// printf("SYS (read8): %x ret %x", address, *((UINT8*)(mem+address)));
//}
if (address < I286_MEMREADMAX) {
return(mem[address]);
}
else {
#if defined(SUPPORT_CL_GD5430)
if(np2clvga.enabled && cirrusvga_opaque && (cirrusvga_wab_46e8 & 0x08)){
UINT32 vramWndAddr = np2clvga.VRAMWindowAddr;
UINT32 vramWndAddr2 = np2clvga.VRAMWindowAddr2;
UINT32 vramWndAddr3 = np2clvga.VRAMWindowAddr3;
if(np2clvga.pciLFB_Addr && (address & np2clvga.pciLFB_Mask) == np2clvga.pciLFB_Addr){
UINT32 addrofs = address - np2clvga.pciLFB_Addr;
if(addrofs < 0x1000000){
return cirrus_linear_readb(cirrusvga_opaque, address);
}else if( addrofs < 0x1000000 + 0x400000){
return cirrus_linear_bitblt_readb(cirrusvga_opaque, address);
}else{
return 0xff;
}
}else if(np2clvga.pciMMIO_Addr && (address & np2clvga.pciMMIO_Mask) == np2clvga.pciMMIO_Addr){
if(np2clvga.gd54xxtype==CIRRUS_98ID_PCI || ((np2clvga.pciMMIO_Addr & 0xfff00000) != 0xf00000 || !(gdc.analog & ((1 << GDCANALOG_256) | (1 << GDCANALOG_256E)))))
return cirrus_mmio_read[0](cirrusvga_opaque, address);
}
if(np2clvga.gd54xxtype!=CIRRUS_98ID_PCI){
if(vramWndAddr){
if(vramWndAddr <= address){
if(address < vramWndAddr + VRAMWINDOW_SIZE){
return cirrus_linear_readb(cirrusvga_opaque, address);
}else if(address < vramWndAddr + VRAMWINDOW_SIZE + EXT_WINDOW_SIZE){
if(address >= vramWndAddr + VRAMWINDOW_SIZE + EXT_WINDOW_SHFT)
return cirrus_linear_readb(cirrusvga_opaque, address);
}
}
}
if(vramWndAddr3){
UINT32 addr3 = address;
if(vramWndAddr3 <= addr3 && addr3 < vramWndAddr3 + VRA3WINDOW_SIZEX && !(gdc.analog & ((1 << GDCANALOG_256) | (1 << GDCANALOG_256E)))){
return CIRRUS_VRAMWND3_FUNC_rb(cirrusvga_opaque, addr3);
}
}
if(vramWndAddr2 && (vramWndAddr2 != 0xE0000 || !(gdc.analog & ((1 << GDCANALOG_16) | (1 << GDCANALOG_256) | (1 << GDCANALOG_256E))))){
UINT32 addr2 = address;
if((vramWndAddr2 & 0xfff00000UL) == 0){
UINT32 addrtmp = addr2 & 0xfff80000UL;
if(addrtmp == 0xfff80000UL || addrtmp == 0x00f80000UL){
// XXX: 0xFFFA0000 - 0xFFFFFFFF or 0xFA0000 - 0xFFFFFF
addr2 = addr2 & 0xfffff;
}
}
if((addr2 & CIRRUS_VRAMWINDOW2MASK) == vramWndAddr2){
return CIRRUS_VRAMWND2_FUNC_rb(cirrusvga_opaque, addr2);
}
}
}
}
#endif
address = address & CPU_ADRSMASK;
if (address < USE_HIMEM) {
return(memfn0.rd8[address >> 15](address));
}
else if (address < CPU_EXTLIMIT16) {
return(CPU_EXTMEMBASE[address]);
}
else if (address < 0x00f00000) {
return(0xff);
}
else if (address < 0x01000000) {
return(memfnf.rd8[(address >> 17) & 7](address));
}
#if defined(CPU_EXTLIMIT)
else if (address < CPU_EXTLIMIT) {
return(CPU_EXTMEMBASE[address]);
}
#endif // defined(CPU_EXTLIMIT)
#if defined(SUPPORT_PC9821)
else if ((address >= 0xfff00000) && (address < 0xfff80000)) {
return(memvgaf_rd8(address));
}
#endif // defined(SUPPORT_PC9821)
else {
// TRACEOUT(("out of mem (read8): %x", address));
return(0xff);
}
}
}
REG16 MEMCALL memp_read16(UINT32 address) {
REG16 ret;
//if(0x400 <= address && address < 0x600){
// switch(address){
// case 0x58a:
// break;
// default:
// TRACEOUT(("BDA (read16): %x ret %x", address, mem[address]));
// }
//}
//if (address == 0xf0000) {
// printf("SYS (read16): %x ret %x", address, *((UINT16*)(mem+address)));
//}
//if (0x400 <= address && address <= 0x5ff && address != 0x58a && address != 0x58b) {
// printf("BDA (read16): %x ret %x", address, *((UINT16*)(mem+address)));
//}
if (address < (I286_MEMREADMAX - 1)) {
return(LOADINTELWORD(mem + address));
}
else {
if ((address + 1) & 0x7fff) { // non 32kb boundary
#if defined(SUPPORT_CL_GD5430)
if(np2clvga.enabled && cirrusvga_opaque && (cirrusvga_wab_46e8 & 0x08)){
UINT32 vramWndAddr = np2clvga.VRAMWindowAddr;
UINT32 vramWndAddr2 = np2clvga.VRAMWindowAddr2;
UINT32 vramWndAddr3 = np2clvga.VRAMWindowAddr3;
if(np2clvga.pciLFB_Addr && (address & np2clvga.pciLFB_Mask) == np2clvga.pciLFB_Addr){
UINT32 addrofs = address - np2clvga.pciLFB_Addr;
if(addrofs < 0x1000000){
return cirrus_linear_readw(cirrusvga_opaque, address);
}else if( addrofs < 0x1000000 + 0x400000){
return cirrus_linear_bitblt_readw(cirrusvga_opaque, address);
}else{
return 0xffff;
}
}else if(np2clvga.pciMMIO_Addr && (address & np2clvga.pciMMIO_Mask) == np2clvga.pciMMIO_Addr){
if(np2clvga.gd54xxtype==CIRRUS_98ID_PCI || ((np2clvga.pciMMIO_Addr & 0xfff00000) != 0xf00000 || !(gdc.analog & ((1 << GDCANALOG_256) | (1 << GDCANALOG_256E)))))
return cirrus_mmio_read[1](cirrusvga_opaque, address);
}
if(np2clvga.gd54xxtype!=CIRRUS_98ID_PCI){
if(vramWndAddr){
if(vramWndAddr <= address){
if(address < vramWndAddr + VRAMWINDOW_SIZE){
return cirrus_linear_readw(cirrusvga_opaque, address);
}else if(address < vramWndAddr + VRAMWINDOW_SIZE + EXT_WINDOW_SIZE){
if(address >= vramWndAddr + VRAMWINDOW_SIZE + EXT_WINDOW_SHFT)
return cirrus_linear_readw(cirrusvga_opaque, address);
}
}
}
if(vramWndAddr3){
UINT32 addr3 = address;
if(vramWndAddr3 <= addr3 && addr3 < vramWndAddr3 + VRA3WINDOW_SIZEX && !(gdc.analog & ((1 << GDCANALOG_256) | (1 << GDCANALOG_256E)))){
return CIRRUS_VRAMWND3_FUNC_rw(cirrusvga_opaque, addr3);
}
}
if(vramWndAddr2 && (vramWndAddr2 != 0xE0000 || !(gdc.analog & ((1 << GDCANALOG_16) | (1 << GDCANALOG_256) | (1 << GDCANALOG_256E))))){
UINT32 addr2 = address;
if((vramWndAddr2 & 0xfff00000UL) == 0){
UINT32 addrtmp = addr2 & 0xfff80000UL;
if(addrtmp == 0xfff80000UL || addrtmp == 0x00f80000UL){
// XXX: 0xFFFA0000 - 0xFFFFFFFF or 0xFA0000 - 0xFFFFFF
addr2 = addr2 & 0xfffff;
}
}
if((addr2 & CIRRUS_VRAMWINDOW2MASK) == vramWndAddr2){
return CIRRUS_VRAMWND2_FUNC_rw(cirrusvga_opaque, addr2);
}
}
}
}
#endif
address = address & CPU_ADRSMASK;
if (address < USE_HIMEM) {
return(memfn0.rd16[address >> 15](address));
}
else if (address < CPU_EXTLIMIT16) {
return(LOADINTELWORD(CPU_EXTMEMBASE + address));
}
else if (address < 0x00f00000) {
return(0xffff);
}
else if (address < 0x01000000) {
return(memfnf.rd16[(address >> 17) & 7](address));
}
#if defined(CPU_EXTLIMIT)
else if (address < CPU_EXTLIMIT) {
return(LOADINTELWORD(CPU_EXTMEMBASE + address));
}
#endif // defined(CPU_EXTLIMIT)
#if defined(SUPPORT_PC9821)
else if ((address >= 0xfff00000) && (address < 0xfff80000)) {
return(memvgaf_rd16(address));
}
#endif // defined(SUPPORT_PC9821)
else {
// TRACEOUT(("out of mem (read16): %x", address));
return(0xffff);
}
}
else {
ret = memp_read8(address + 0);
ret += (REG16)(memp_read8(address + 1) << 8);
return(ret);
}
}
}
UINT32 MEMCALL memp_read32(UINT32 address) {
//UINT32 pos;
UINT32 ret;
//if(0x400 <= address && address < 0x600){
// switch(address){
// case 0x58a:
// break;
// default:
// TRACEOUT(("BDA (read32): %x ret %x", address, mem[address]));
// }
//}
//if (0x400 <= address && address <= 0x5ff) {
// printf("BDA (read32): %x ret %x", address, *((UINT32*)(mem+address)));
//}
//if (address == 0xf0000) {
// printf("SYS (read32): %x ret %x", address, *((UINT32*)(mem+address)));
//}
if (address < (I286_MEMREADMAX - 3)) {
return(LOADINTELDWORD(mem + address));
}
else{
if ((address + 1) & 0x7fff) { // non 32kb boundary
#if defined(SUPPORT_CL_GD5430)
if(np2clvga.enabled && cirrusvga_opaque && (cirrusvga_wab_46e8 & 0x08)){
UINT32 vramWndAddr = np2clvga.VRAMWindowAddr;
UINT32 vramWndAddr2 = np2clvga.VRAMWindowAddr2;
UINT32 vramWndAddr3 = np2clvga.VRAMWindowAddr3;
if(np2clvga.pciLFB_Addr && (address & np2clvga.pciLFB_Mask) == np2clvga.pciLFB_Addr){
UINT32 addrofs = address - np2clvga.pciLFB_Addr;
if(addrofs < 0x1000000){
return cirrus_linear_readl(cirrusvga_opaque, address);
}else if( addrofs < 0x1000000 + 0x400000){
return cirrus_linear_bitblt_readl(cirrusvga_opaque, address);
}else{
return 0xffffffff;
}
}else if(np2clvga.pciMMIO_Addr && (address & np2clvga.pciMMIO_Mask) == np2clvga.pciMMIO_Addr){
if(np2clvga.gd54xxtype==CIRRUS_98ID_PCI || ((np2clvga.pciMMIO_Addr & 0xfff00000) != 0xf00000 || !(gdc.analog & ((1 << GDCANALOG_256) | (1 << GDCANALOG_256E)))))
return cirrus_mmio_read[2](cirrusvga_opaque, address);
}
if(np2clvga.gd54xxtype!=CIRRUS_98ID_PCI){
if(vramWndAddr){
if(vramWndAddr <= address){
if(address < vramWndAddr + VRAMWINDOW_SIZE){
return cirrus_linear_readl(cirrusvga_opaque, address);
}else if(address < vramWndAddr + VRAMWINDOW_SIZE + EXT_WINDOW_SIZE){
if(address >= vramWndAddr + VRAMWINDOW_SIZE + EXT_WINDOW_SHFT)
return cirrus_linear_readl(cirrusvga_opaque, address);
}
}
}
if(vramWndAddr3){
UINT32 addr3 = address;
if(vramWndAddr3 <= addr3 && addr3 < vramWndAddr3 + VRA3WINDOW_SIZEX && !(gdc.analog & ((1 << GDCANALOG_256) | (1 << GDCANALOG_256E)))){
return CIRRUS_VRAMWND3_FUNC_rl(cirrusvga_opaque, addr3);
}
}
if(vramWndAddr2 && (vramWndAddr2 != 0xE0000 || !(gdc.analog & ((1 << GDCANALOG_16) | (1 << GDCANALOG_256) | (1 << GDCANALOG_256E))))){
UINT32 addr2 = address;
if((vramWndAddr2 & 0xfff00000UL) == 0){
UINT32 addrtmp = addr2 & 0xfff80000UL;
if(addrtmp == 0xfff80000UL || addrtmp == 0x00f80000UL){
// XXX: 0xFFFA0000 - 0xFFFFFFFF or 0xFA0000 - 0xFFFFFF
addr2 = addr2 & 0xfffff;
}
}
if((addr2 & CIRRUS_VRAMWINDOW2MASK) == vramWndAddr2){
return CIRRUS_VRAMWND2_FUNC_rl(cirrusvga_opaque, addr2);
}
}
}
}
#endif
address = address & CPU_ADRSMASK;
if (address < USE_HIMEM) {
return(memfn0.rd32[address >> 15](address));
}
else if (address < CPU_EXTLIMIT16) {
return(LOADINTELDWORD(CPU_EXTMEMBASE + address));
}
else if (address < 0x00f00000) {
return(0xffff);
}
else if (address < 0x01000000) {
return(memfnf.rd32[(address >> 17) & 7](address));
}
#if defined(CPU_EXTLIMIT)
else if (address < CPU_EXTLIMIT) {
return(LOADINTELDWORD(CPU_EXTMEMBASE + address));
}
#endif // defined(CPU_EXTLIMIT)
#if defined(SUPPORT_PC9821)
else if ((address >= 0xfff00000) && (address < 0xfff80000)) {
return(memvgaf_rd32(address));
}
#endif // defined(SUPPORT_PC9821)
else {
// TRACEOUT(("out of mem (read32): %x", address));
return(0xffffffff);
}
}
else {
if (!(address & 1)) {
ret = memp_read16(address + 0);
ret += (UINT32)memp_read16(address + 2) << 16;
}
else {
ret = memp_read8(address + 0);
ret += (UINT32)memp_read16(address + 1) << 8;
ret += (UINT32)memp_read8(address + 3) << 24;
}
return(ret);
}
}
}
// ----
REG8 MEMCALL memp_read8_codefetch(UINT32 address) {
if (address < I286_MEMREADMAX) {
return(mem[address]);
}
else {
//if(pcidev.bios32entrypoint <= address && address < pcidev.bios32entrypoint + sizeof(pcidev.biosdata.data8)){
// printf("BIOS32 (read8): %x");
//}
address = address & CPU_ADRSMASK;
if (address < USE_HIMEM) {
return(memfn0.rd8[address >> 15](address));
}
else if (address < CPU_EXTLIMIT16) {
return(CPU_EXTMEMBASE[address]);
}
else if (address < 0x00f00000) {
return(0xff);
}
else if (address < 0x01000000) {
return(memfnf.rd8[(address >> 17) & 7](address));
}
#if defined(CPU_EXTLIMIT)
else if (address < CPU_EXTLIMIT) {
return(CPU_EXTMEMBASE[address]);
}
#endif // defined(CPU_EXTLIMIT)
#if defined(SUPPORT_PC9821)
else if ((address >= 0xfff00000) && (address < 0xfff80000)) {
return(memvgaf_rd8(address));
}
#endif // defined(SUPPORT_PC9821)
else {
// TRACEOUT(("out of mem (read8): %x", address));
return(0xff);
}
}
}
REG16 MEMCALL memp_read16_codefetch(UINT32 address) {
REG16 ret;
if (address < (I286_MEMREADMAX - 1)) {
return(LOADINTELWORD(mem + address));
}
else {
if ((address + 1) & 0x7fff) { // non 32kb boundary
address = address & CPU_ADRSMASK;
if (address < USE_HIMEM) {
return(memfn0.rd16[address >> 15](address));
}
else if (address < CPU_EXTLIMIT16) {
return(LOADINTELWORD(CPU_EXTMEMBASE + address));
}
else if (address < 0x00f00000) {
return(0xffff);
}
else if (address < 0x01000000) {
return(memfnf.rd16[(address >> 17) & 7](address));
}
#if defined(CPU_EXTLIMIT)
else if (address < CPU_EXTLIMIT) {
return(LOADINTELWORD(CPU_EXTMEMBASE + address));
}
#endif // defined(CPU_EXTLIMIT)
#if defined(SUPPORT_PC9821)
else if ((address >= 0xfff00000) && (address < 0xfff80000)) {
return(memvgaf_rd16(address));
}
#endif // defined(SUPPORT_PC9821)
else {
// TRACEOUT(("out of mem (read16): %x", address));
return(0xffff);
}
}
else {
ret = memp_read8(address + 0);
ret += (REG16)(memp_read8(address + 1) << 8);
return(ret);
}
}
}
UINT32 MEMCALL memp_read32_codefetch(UINT32 address) {
//UINT32 pos;
UINT32 ret;
if (address < (I286_MEMREADMAX - 3)) {
return(LOADINTELDWORD(mem + address));
}
else{
if ((address + 1) & 0x7fff) { // non 32kb boundary
address = address & CPU_ADRSMASK;
if (address < USE_HIMEM) {
return(memfn0.rd32[address >> 15](address));
}
else if (address < CPU_EXTLIMIT16) {
return(LOADINTELDWORD(CPU_EXTMEMBASE + address));
}
else if (address < 0x00f00000) {
return(0xffff);
}
else if (address < 0x01000000) {
return(memfnf.rd32[(address >> 17) & 7](address));
}
#if defined(CPU_EXTLIMIT)
else if (address < CPU_EXTLIMIT) {
return(LOADINTELDWORD(CPU_EXTMEMBASE + address));
}
#endif // defined(CPU_EXTLIMIT)
#if defined(SUPPORT_PC9821)
else if ((address >= 0xfff00000) && (address < 0xfff80000)) {
return(memvgaf_rd32(address));
}
#endif // defined(SUPPORT_PC9821)
else {
// TRACEOUT(("out of mem (read32): %x", address));
return(0xffffffff);
}
}
else {
if (!(address & 1)) {
ret = memp_read16(address + 0);
ret += (UINT32)memp_read16(address + 2) << 16;
}
else {
ret = memp_read8(address + 0);
ret += (UINT32)memp_read16(address + 1) << 8;
ret += (UINT32)memp_read8(address + 3) << 24;
}
return(ret);
}
}
}
// ----
REG8 MEMCALL memp_read8_paging(UINT32 address) {
return memp_read8_codefetch(address);
}
REG16 MEMCALL memp_read16_paging(UINT32 address) {
return memp_read16_codefetch(address);
}
UINT32 MEMCALL memp_read32_paging(UINT32 address) {
return memp_read32_codefetch(address);
}
//#define TEST_START_ADDR 0xf00000
//#define TEST_END_ADDR 0xffffff
void MEMCALL memp_write8(UINT32 address, REG8 value) {
//if(0x400 <= address && address < 0x600){
// switch(address){
// case 0x58a:
// break;
// default:
// TRACEOUT(("BDA (write8): %x ret %x", address, mem[address]));
// }
//}
if (address==0x0457) return; // XXX: IDEのデータ破壊回避のための暫定
if (address < I286_MEMWRITEMAX) {
mem[address] = (UINT8)value;
}
else {
#if defined(SUPPORT_CL_GD5430)
if(np2clvga.enabled && cirrusvga_opaque && (cirrusvga_wab_46e8 & 0x08)){
UINT32 vramWndAddr = np2clvga.VRAMWindowAddr;
UINT32 vramWndAddr2 = np2clvga.VRAMWindowAddr2;
UINT32 vramWndAddr3 = np2clvga.VRAMWindowAddr3;
if(np2clvga.pciLFB_Addr && (address & np2clvga.pciLFB_Mask) == np2clvga.pciLFB_Addr){
UINT32 addrofs = address - np2clvga.pciLFB_Addr;
if(addrofs < 0x1000000){
cirrus_linear_writeb(cirrusvga_opaque, address, value);
}else if( addrofs < 0x1000000 + 0x400000){
cirrus_linear_bitblt_writeb(cirrusvga_opaque, address, value);
}
return;
}else if(np2clvga.pciMMIO_Addr && (address & np2clvga.pciMMIO_Mask) == np2clvga.pciMMIO_Addr){
cirrus_mmio_write[0](cirrusvga_opaque, address, value);
if(np2clvga.gd54xxtype==CIRRUS_98ID_PCI)
return;
}
//if(TEST_START_ADDR < address && address <= TEST_END_ADDR){
// printf("%d: %d\n", address, value);
//}
if(np2clvga.gd54xxtype!=CIRRUS_98ID_PCI){
if(vramWndAddr){
if(vramWndAddr <= address){
if(address < vramWndAddr + VRAMWINDOW_SIZE){
g_cirrus_linear_write[0](cirrusvga_opaque, address, value);
return;
}else if(address < vramWndAddr + VRAMWINDOW_SIZE + EXT_WINDOW_SIZE){
if(address >= vramWndAddr + VRAMWINDOW_SIZE + EXT_WINDOW_SHFT){
g_cirrus_linear_write[0](cirrusvga_opaque, address, value);
return;
}
}
}
}
if(vramWndAddr3){
UINT32 addr3 = address;
if(vramWndAddr3 <= addr3 && addr3 < vramWndAddr3 + VRA3WINDOW_SIZEX){
CIRRUS_VRAMWND3_FUNC_wb(cirrusvga_opaque, addr3, value);
TRACEOUT(("mem (write8): %x", address));
//if(!(gdc.analog & ((1 << GDCANALOG_256) | (1 << GDCANALOG_256E))))
// return;
}
}
if(vramWndAddr2 && (vramWndAddr2 != 0xE0000 || !(gdc.analog & ((1 << GDCANALOG_16) | (1 << GDCANALOG_256) | (1 << GDCANALOG_256E))))){
UINT32 addr2 = address;
if((vramWndAddr2 & 0xfff00000UL) == 0){
UINT32 addrtmp = addr2 & 0xfff80000UL;
if(addrtmp == 0xfff80000UL || addrtmp == 0x00f80000UL){
// XXX: 0xFFFA0000 - 0xFFFFFFFF or 0xFA0000 - 0xFFFFFF
addr2 = addr2 & 0xfffff;
}
}
if((addr2 & CIRRUS_VRAMWINDOW2MASK) == vramWndAddr2){
CIRRUS_VRAMWND2_FUNC_wb(cirrusvga_opaque, addr2, value);
//if((vramWndAddr2 != 0xE0000 || !(gdc.analog & ((1 << GDCANALOG_16) | (1 << GDCANALOG_256) | (1 << GDCANALOG_256E)))) && !(gdc.display & (1 << GDCDISP_31)))
// return;
}
}
}
}
#endif
// 強制RAM化
if ((address >= 0xa5000) && (address < 0xa7fff)) {
if (CPU_RAM_D000 & (1 << ((address >> 12) & 15))) {
mem[address] = (UINT8)value;
}
}
//
address = address & CPU_ADRSMASK;
if (address < USE_HIMEM) {
memfn0.wr8[address >> 15](address, value);
}
else if (address < CPU_EXTLIMIT16) {
CPU_EXTMEMBASE[address] = (UINT8)value;
}
else if (address < 0x00f00000) {
}
else if (address < 0x01000000) {
memfnf.wr8[(address >> 17) & 7](address, value);
}
#if defined(CPU_EXTLIMIT)
else if (address < CPU_EXTLIMIT) {
CPU_EXTMEMBASE[address] = (UINT8)value;
}
#endif // defined(CPU_EXTLIMIT)
#if defined(SUPPORT_PC9821)
else if ((address >= 0xfff00000) && (address < 0xfff80000)) {
memvgaf_wr8(address, value);
}
#endif // defined(SUPPORT_PC9821)
else {
TRACEOUT(("out of mem (write8): %x", address));
}
}
}
void MEMCALL memp_write16(UINT32 address, REG16 value) {
//if(0x400 <= address && address < 0x600){
// switch(address){
// case 0x58a:
// break;
// default:
// TRACEOUT(("BDA (write16): %x ret %x", address, mem[address]));
// }
//}
if (address < (I286_MEMWRITEMAX - 1)) {
STOREINTELWORD(mem + address, value);
}
else{
if ((address + 1) & 0x7fff) { // non 32kb boundary
#if defined(SUPPORT_CL_GD5430)
if(np2clvga.enabled && cirrusvga_opaque && (cirrusvga_wab_46e8 & 0x08)){
UINT32 vramWndAddr = np2clvga.VRAMWindowAddr;
UINT32 vramWndAddr2 = np2clvga.VRAMWindowAddr2;
UINT32 vramWndAddr3 = np2clvga.VRAMWindowAddr3;
if(np2clvga.pciLFB_Addr && (address & np2clvga.pciLFB_Mask) == np2clvga.pciLFB_Addr){
UINT32 addrofs = address - np2clvga.pciLFB_Addr;
if(addrofs < 0x1000000){
cirrus_linear_writew(cirrusvga_opaque, address, value);
}else if( addrofs < 0x1000000 + 0x400000){
cirrus_linear_bitblt_writew(cirrusvga_opaque, address, value);
}
return;
}else if(np2clvga.pciMMIO_Addr && (address & np2clvga.pciMMIO_Mask) == np2clvga.pciMMIO_Addr){
cirrus_mmio_write[1](cirrusvga_opaque, address, value);
if(np2clvga.gd54xxtype==CIRRUS_98ID_PCI)
return;
}
//if(TEST_START_ADDR < address && address <= TEST_END_ADDR){
// printf("%d: %d\n", address, value);
//}
if(np2clvga.gd54xxtype!=CIRRUS_98ID_PCI){
if(vramWndAddr){
if(vramWndAddr <= address){
if(address < vramWndAddr + VRAMWINDOW_SIZE){
g_cirrus_linear_write[1](cirrusvga_opaque, address, value);
return;
}else if(address < vramWndAddr + VRAMWINDOW_SIZE + EXT_WINDOW_SIZE){
if(address >= vramWndAddr + VRAMWINDOW_SIZE + EXT_WINDOW_SHFT){
g_cirrus_linear_write[1](cirrusvga_opaque, address, value);
return;
}
}
}
}
if(vramWndAddr3){
UINT32 addr3 = address;
if(vramWndAddr3 <= addr3 && addr3 < vramWndAddr3 + VRA3WINDOW_SIZEX){
CIRRUS_VRAMWND3_FUNC_ww(cirrusvga_opaque, addr3, value);
TRACEOUT(("mem (write16): %x", address));
//if(!(gdc.analog & ((1 << GDCANALOG_256) | (1 << GDCANALOG_256E))))
// return;
}
}
if(vramWndAddr2 && (vramWndAddr2 != 0xE0000 || !(gdc.analog & ((1 << GDCANALOG_16) | (1 << GDCANALOG_256) | (1 << GDCANALOG_256E))))){
UINT32 addr2 = address;
if((vramWndAddr2 & 0xfff00000UL) == 0){
UINT32 addrtmp = addr2 & 0xfff80000UL;
if(addrtmp == 0xfff80000UL || addrtmp == 0x00f80000UL){
// XXX: 0xFFFA0000 - 0xFFFFFFFF or 0xFA0000 - 0xFFFFFF
addr2 = addr2 & 0xfffff;
}
}
if((addr2 & CIRRUS_VRAMWINDOW2MASK) == vramWndAddr2){
CIRRUS_VRAMWND2_FUNC_ww(cirrusvga_opaque, addr2, value);
//if((vramWndAddr2 != 0xE0000 || !(gdc.analog & ((1 << GDCANALOG_16) | (1 << GDCANALOG_256) | (1 << GDCANALOG_256E)))) && !(gdc.display & (1 << GDCDISP_31)))
// return;
}
}
}
}
#endif
// 強制RAM化
if ((address >= 0xa5000) && (address < 0xa7fff)) {
UINT8 *ptr;
UINT16 bit;
ptr = mem + address;
bit = 1 << ((address >> 12) & 15);
if ((address + 1) & 0xfff) {
if (CPU_RAM_D000 & bit) {
STOREINTELWORD(ptr, value);
}
}
else {
if (CPU_RAM_D000 & bit) {
ptr[0] = (UINT8)value;
}
if (CPU_RAM_D000 & (bit << 1)) {
ptr[1] = (UINT8)(value >> 8);
}
}
}
//
address = address & CPU_ADRSMASK;
if (address < USE_HIMEM) {
memfn0.wr16[address >> 15](address, value);
}
else if (address < CPU_EXTLIMIT16) {
STOREINTELWORD(CPU_EXTMEMBASE + address, value);
}
else if (address < 0x00f00000) {
}
else if (address < 0x01000000) {
memfnf.wr16[(address >> 17) & 7](address, value);
}
#if defined(CPU_EXTLIMIT)
else if (address < CPU_EXTLIMIT) {
STOREINTELWORD(CPU_EXTMEMBASE + address, value);
}
#endif // defined(CPU_EXTLIMIT)
#if defined(SUPPORT_PC9821)
else if ((address >= 0xfff00000) && (address < 0xfff80000)) {
memvgaf_wr16(address, value);
}
#endif // defined(SUPPORT_PC9821)
else {
TRACEOUT(("out of mem (write16): %x", address));
}
}
else {
memp_write8(address + 0, (UINT8)value);
memp_write8(address + 1, (UINT8)(value >> 8));
}
}
}
void MEMCALL memp_write32(UINT32 address, UINT32 value) {
//UINT32 pos;
//if(0x400 <= address && address < 0x600){
// switch(address){
// case 0x58a:
// break;
// default:
// TRACEOUT(("BDA (write32): %x ret %x", address, mem[address]));
// }
//}
if (address < (I286_MEMWRITEMAX - 3)) {
STOREINTELDWORD(mem + address, value);
return;
}
else{
if ((address + 1) & 0x7fff) { // non 32kb boundary
#if defined(SUPPORT_CL_GD5430)
if(np2clvga.enabled && cirrusvga_opaque && (cirrusvga_wab_46e8 & 0x08)){
UINT32 vramWndAddr = np2clvga.VRAMWindowAddr;
UINT32 vramWndAddr2 = np2clvga.VRAMWindowAddr2;
UINT32 vramWndAddr3 = np2clvga.VRAMWindowAddr3;
if(np2clvga.pciLFB_Addr && (address & np2clvga.pciLFB_Mask) == np2clvga.pciLFB_Addr){
UINT32 addrofs = address - np2clvga.pciLFB_Addr;
if(addrofs < 0x1000000){
cirrus_linear_writel(cirrusvga_opaque, address, value);
}else if( addrofs < 0x1000000 + 0x400000){
cirrus_linear_bitblt_writel(cirrusvga_opaque, address, value);
}
return;
}else if(np2clvga.pciMMIO_Addr && (address & np2clvga.pciMMIO_Mask) == np2clvga.pciMMIO_Addr){
cirrus_mmio_write[2](cirrusvga_opaque, address, value);
if(np2clvga.gd54xxtype==CIRRUS_98ID_PCI)
return;
}
//if(TEST_START_ADDR < address && address <= TEST_END_ADDR){
// printf("%d: %d\n", address, value);
//}
if(np2clvga.gd54xxtype!=CIRRUS_98ID_PCI){
if(vramWndAddr){
if(vramWndAddr <= address){
if(address < vramWndAddr + VRAMWINDOW_SIZE){
g_cirrus_linear_write[2](cirrusvga_opaque, address, value);
return;
}else if(address < vramWndAddr + VRAMWINDOW_SIZE + EXT_WINDOW_SIZE){
if(address >= vramWndAddr + VRAMWINDOW_SIZE + EXT_WINDOW_SHFT){
g_cirrus_linear_write[2](cirrusvga_opaque, address, value);
return;
}
}
}
}
if(vramWndAddr3){
UINT32 addr3 = address;
if(vramWndAddr3 <= addr3 && addr3 < vramWndAddr3 + VRA3WINDOW_SIZEX){
CIRRUS_VRAMWND3_FUNC_wl(cirrusvga_opaque, addr3, value);
TRACEOUT(("mem (write32): %x", address));
//if(!(gdc.analog & ((1 << GDCANALOG_256) | (1 << GDCANALOG_256E))))
// return;
}
}
if(vramWndAddr2 && (vramWndAddr2 != 0xE0000 || !(gdc.analog & ((1 << GDCANALOG_16) | (1 << GDCANALOG_256) | (1 << GDCANALOG_256E))))){
UINT32 addr2 = address;
if((vramWndAddr2 & 0xfff00000UL) == 0){
UINT32 addrtmp = addr2 & 0xfff80000UL;
if(addrtmp == 0xfff80000UL || addrtmp == 0x00f80000UL){
// XXX: 0xFFFA0000 - 0xFFFFFFFF or 0xFA0000 - 0xFFFFFF
addr2 = addr2 & 0xfffff;
}
}
if((addr2 & CIRRUS_VRAMWINDOW2MASK) == vramWndAddr2){
CIRRUS_VRAMWND2_FUNC_wl(cirrusvga_opaque, addr2, value);
//if((vramWndAddr2 != 0xE0000 || !(gdc.analog & ((1 << GDCANALOG_16) | (1 << GDCANALOG_256) | (1 << GDCANALOG_256E)))) && !(gdc.display & (1 << GDCDISP_31)))
// return;
}
}
}
}
#endif
address = address & CPU_ADRSMASK;
if (address < USE_HIMEM) {
memfn0.wr32[address >> 15](address, value);
}
else if (address < CPU_EXTLIMIT16) {
STOREINTELDWORD(CPU_EXTMEMBASE + address, value);
}
else if (address < 0x00f00000) {
}
else if (address < 0x01000000) {
memfnf.wr32[(address >> 17) & 7](address, value);
}
#if defined(CPU_EXTLIMIT)
else if (address < CPU_EXTLIMIT) {
STOREINTELDWORD(CPU_EXTMEMBASE + address, value);
}
#endif // defined(CPU_EXTLIMIT)
#if defined(SUPPORT_PC9821)
else if ((address >= 0xfff00000) && (address < 0xfff80000)) {
memvgaf_wr32(address, value);
}
#endif // defined(SUPPORT_PC9821)
else {
TRACEOUT(("out of mem (write32): %x", address));
}
}
else {
if (!(address & 1)) {
memp_write16(address + 0, (UINT16)value);
memp_write16(address + 2, (UINT16)(value >> 16));
}
else {
memp_write8(address + 0, (UINT8)value);
memp_write16(address + 1, (UINT16)(value >> 8));
memp_write8(address + 3, (UINT8)(value >> 24));
}
}
}
}
void MEMCALL memp_write8_paging(UINT32 address, REG8 value) {
if (address==0x0457) return; // XXX: IDEのデータ破壊回避のための暫定
if (address < I286_MEMWRITEMAX) {
mem[address] = (UINT8)value;
}
else {
address = address & CPU_ADRSMASK;
if (address < USE_HIMEM) {
memfn0.wr8[address >> 15](address, value);
}
else if (address < CPU_EXTLIMIT16) {
CPU_EXTMEMBASE[address] = (UINT8)value;
}
else if (address < 0x00f00000) {
}
else if (address < 0x01000000) {
memfnf.wr8[(address >> 17) & 7](address, value);
}
#if defined(CPU_EXTLIMIT)
else if (address < CPU_EXTLIMIT) {
CPU_EXTMEMBASE[address] = (UINT8)value;
}
#endif // defined(CPU_EXTLIMIT)
#if defined(SUPPORT_PC9821)
else if ((address >= 0xfff00000) && (address < 0xfff80000)) {
memvgaf_wr8(address, value);
}
#endif // defined(SUPPORT_PC9821)
else {
TRACEOUT(("out of mem (write8): %x", address));
}
}
}
void MEMCALL memp_write16_paging(UINT32 address, REG16 value) {
if (address < (I286_MEMWRITEMAX - 1)) {
STOREINTELWORD(mem + address, value);
}
else{
if ((address + 1) & 0x7fff) { // non 32kb boundary
address = address & CPU_ADRSMASK;
if (address < USE_HIMEM) {
memfn0.wr16[address >> 15](address, value);
}
else if (address < CPU_EXTLIMIT16) {
STOREINTELWORD(CPU_EXTMEMBASE + address, value);
}
else if (address < 0x00f00000) {
}
else if (address < 0x01000000) {
memfnf.wr16[(address >> 17) & 7](address, value);
}
#if defined(CPU_EXTLIMIT)
else if (address < CPU_EXTLIMIT) {
STOREINTELWORD(CPU_EXTMEMBASE + address, value);
}
#endif // defined(CPU_EXTLIMIT)
#if defined(SUPPORT_PC9821)
else if ((address >= 0xfff00000) && (address < 0xfff80000)) {
memvgaf_wr16(address, value);
}
#endif // defined(SUPPORT_PC9821)
else {
TRACEOUT(("out of mem (write16): %x", address));
}
}
else {
memp_write8_paging(address + 0, (UINT8)value);
memp_write8_paging(address + 1, (UINT8)(value >> 8));
}
}
}
void MEMCALL memp_write32_paging(UINT32 address, UINT32 value) {
if (address < (I286_MEMWRITEMAX - 3)) {
STOREINTELDWORD(mem + address, value);
return;
}
else{
if ((address + 1) & 0x7fff) { // non 32kb boundary
address = address & CPU_ADRSMASK;
if (address < USE_HIMEM) {
memfn0.wr32[address >> 15](address, value);
}
else if (address < CPU_EXTLIMIT16) {
STOREINTELDWORD(CPU_EXTMEMBASE + address, value);
}
else if (address < 0x00f00000) {
}
else if (address < 0x01000000) {
memfnf.wr32[(address >> 17) & 7](address, value);
}
#if defined(CPU_EXTLIMIT)
else if (address < CPU_EXTLIMIT) {
STOREINTELDWORD(CPU_EXTMEMBASE + address, value);
}
#endif // defined(CPU_EXTLIMIT)
#if defined(SUPPORT_PC9821)
else if ((address >= 0xfff00000) && (address < 0xfff80000)) {
memvgaf_wr32(address, value);
}
#endif // defined(SUPPORT_PC9821)
else {
TRACEOUT(("out of mem (write32): %x", address));
}
}
else {
if (!(address & 1)) {
memp_write16_paging(address + 0, (UINT16)value);
memp_write16_paging(address + 2, (UINT16)(value >> 16));
}
else {
memp_write8_paging(address + 0, (UINT8)value);
memp_write16_paging(address + 1, (UINT16)(value >> 8));
memp_write8_paging(address + 3, (UINT8)(value >> 24));
}
}
}
}
void MEMCALL memp_reads(UINT32 address, void *dat, UINT leng) {
UINT8 *out = (UINT8 *)dat;
UINT diff;
/* fast memory access */
if ((address + leng) < I286_MEMREADMAX) {
CopyMemory(dat, mem + address, leng);
return;
}
address = address & CPU_ADRSMASK;
if ((address >= USE_HIMEM) && (address < CPU_EXTLIMIT16)) {
diff = CPU_EXTLIMIT16 - address;
if (diff >= leng) {
CopyMemory(dat, CPU_EXTMEMBASE + address, leng);
return;
}
CopyMemory(dat, CPU_EXTMEMBASE + address, diff);
out += diff;
leng -= diff;
address += diff;
}
/* slow memory access */
while (leng-- > 0) {
*out++ = memp_read8(address++);
}
}
void MEMCALL memp_writes(UINT32 address, const void *dat, UINT leng) {
const UINT8 *out = (UINT8 *)dat;
UINT diff;
/* fast memory access */
if ((address + leng) < I286_MEMREADMAX) {
CopyMemory(mem + address, dat, leng);
return;
}
address = address & CPU_ADRSMASK;
if ((address >= USE_HIMEM) && (address < CPU_EXTLIMIT16)) {
diff = CPU_EXTLIMIT16 - address;
if (diff >= leng) {
CopyMemory(CPU_EXTMEMBASE + address, dat, leng);
return;
}
CopyMemory(CPU_EXTMEMBASE + address, dat, diff);
out += diff;
leng -= diff;
address += diff;
}
/* slow memory access */
while (leng-- > 0) {
memp_write8(address++, *out++);
}
}
// ---- Logical Space (BIOS)
static UINT32 MEMCALL physicaladdr(UINT32 addr, BOOL wr) {
UINT32 a;
UINT32 pde;
UINT32 pte;
a = CPU_STAT_PDE_BASE + ((addr >> 20) & 0xffc);
pde = memp_read32(a);
if (!(pde & CPU_PDE_PRESENT)) {
goto retdummy;
}
if (!(pde & CPU_PDE_ACCESS)) {
memp_write8(a, (UINT8)(pde | CPU_PDE_ACCESS));
}
a = (pde & CPU_PDE_BASEADDR_MASK) + ((addr >> 10) & 0xffc);
pte = cpu_memoryread_d(a);
if (!(pte & CPU_PTE_PRESENT)) {
goto retdummy;
}
if (!(pte & CPU_PTE_ACCESS)) {
memp_write8(a, (UINT8)(pte | CPU_PTE_ACCESS));
}
if ((wr) && (!(pte & CPU_PTE_DIRTY))) {
memp_write8(a, (UINT8)(pte | CPU_PTE_DIRTY));
}
addr = (pte & CPU_PTE_BASEADDR_MASK) + (addr & 0x00000fff);
return(addr);
retdummy:
return(0x01000000); /* XXX */
}
void MEMCALL meml_reads(UINT32 address, void *dat, UINT leng) {
UINT size;
if (!CPU_STAT_PAGING) {
memp_reads(address, dat, leng);
}
else {
while(leng) {
size = 0x1000 - (address & 0xfff);
size = np2min(size, leng);
memp_reads(physicaladdr(address, FALSE), dat, size);
address += size;
dat = ((UINT8 *)dat) + size;
leng -= size;
}
}
}
void MEMCALL meml_writes(UINT32 address, const void *dat, UINT leng) {
UINT size;
if (!CPU_STAT_PAGING) {
memp_writes(address, dat, leng);
}
else {
while(leng) {
size = 0x1000 - (address & 0xfff);
size = np2min(size, leng);
memp_writes(physicaladdr(address, TRUE), dat, size);
address += size;
dat = ((UINT8 *)dat) + size;
leng -= size;
}
}
}
REG8 MEMCALL memr_read8(UINT seg, UINT off) {
UINT32 addr;
addr = (seg << 4) + LOW16(off);
if (CPU_STAT_PAGING) {
addr = physicaladdr(addr, FALSE);
}
return(memp_read8(addr));
}
REG16 MEMCALL memr_read16(UINT seg, UINT off) {
UINT32 addr;
addr = (seg << 4) + LOW16(off);
if (!CPU_STAT_PAGING) {
return(memp_read16(addr));
}
else if ((addr + 1) & 0xfff) {
return(memp_read16(physicaladdr(addr, FALSE)));
}
return(memr_read8(seg, off) + (memr_read8(seg, off + 1) << 8));
}
void MEMCALL memr_write8(UINT seg, UINT off, REG8 dat) {
UINT32 addr;
addr = (seg << 4) + LOW16(off);
if (CPU_STAT_PAGING) {
addr = physicaladdr(addr, TRUE);
}
memp_write8(addr, dat);
}
void MEMCALL memr_write16(UINT seg, UINT off, REG16 dat) {
UINT32 addr;
addr = (seg << 4) + LOW16(off);
if (!CPU_STAT_PAGING) {
memp_write16(addr, dat);
}
else if ((addr + 1) & 0xfff) {
memp_write16(physicaladdr(addr, TRUE), dat);
}
else {
memr_write8(seg, off, (REG8)dat);
memr_write8(seg, off + 1, (REG8)(dat >> 8));
}
}
void MEMCALL memr_reads(UINT seg, UINT off, void *dat, UINT leng) {
UINT32 addr;
UINT rem;
UINT size;
while(leng) {
off = LOW16(off);
addr = (seg << 4) + off;
rem = 0x10000 - off;
size = np2min(leng, rem);
if (CPU_STAT_PAGING) {
rem = 0x1000 - (addr & 0xfff);
size = np2min(size, rem);
addr = physicaladdr(addr, FALSE);
}
memp_reads(addr, dat, size);
off += size;
dat = ((UINT8 *)dat) + size;
leng -= size;
}
}
void MEMCALL memr_writes(UINT seg, UINT off, const void *dat, UINT leng) {
UINT32 addr;
UINT rem;
UINT size;
while(leng) {
off = LOW16(off);
addr = (seg << 4) + off;
rem = 0x10000 - off;
size = np2min(leng, rem);
if (CPU_STAT_PAGING) {
rem = 0x1000 - (addr & 0xfff);
size = np2min(size, rem);
addr = physicaladdr(addr, TRUE);
}
memp_writes(addr, dat, size);
off += size;
dat = ((UINT8 *)dat) + size;
leng -= size;
}
}
#endif
Reference in New Issue View Git Blame Copy Permalink