Makefile: use $(CC), not gcc

This commit is contained in:
John Hawthorn 2013-02-03 17:53:03 -08:00
parent bbd831404d
commit 7832e2a2ee

View File

@ -6,7 +6,7 @@ TARGET := vecx
CLEANFILES := $(TARGET) $(OBJECTS)
$(TARGET): $(OBJECTS)
gcc $(CFLAGS) -o $@ $^ $(LIBS)
$(CC) $(CFLAGS) -o $@ $^ $(LIBS)
clean:
$(RM) $(CLEANFILES)