libretro/mgba
1
0
Fork 0
mirror of https://github.com/libretro/mgba.git synced 2024-11-23 07:59:46 +00:00
Code Issues Actions 1 Packages Projects Releases Wiki Activity

libretro: Sync to 0.7

Browse Source
This commit is contained in:
Vicki Pfau 2018-03-21 09:44:34 -07:00
parent b3c4ab2cf6
commit 8371d8536d
765 changed files with 34129 additions and 5690 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
.travis-deps.sh
View File

@ -4,9 +4,16 @@ if [ $TRAVIS_OS_NAME = "osx" ]; then
brew install qt5 ffmpeg imagemagick sdl2 libzip libpng
else
sudo apt-get clean
sudo add-apt-repository -y ppa:george-edison55/cmake-3.x
sudo add-apt-repository -y ppa:ubuntu-toolchain-r/test
sudo apt-get update
sudo apt-get install -y -q cmake libedit-dev libmagickwand-dev \
libpng-dev libsdl2-dev libzip-dev qtbase5-dev \
libqt5opengl5-dev qtmultimedia5-dev libavcodec-dev \
libavutil-dev libavformat-dev libavresample-dev libswscale-dev
if [ "$CC" == "gcc" ]; then
sudo apt-get install -y -q gcc-5 g++-5
export CC=gcc-5
export CXX=g++-5
fi
fi

5
.travis.yml
View File

@ -2,9 +2,6 @@ language: c
sudo: required
matrix:
include:
- os: linux
dist: trusty
compiler: clang
- os: linux
dist: trusty
compiler: gcc
@ -14,4 +11,4 @@ matrix:
before_install:
- source ./.travis-deps.sh
script: mkdir build && cd build && cmake -DCMAKE_PREFIX_PATH=/usr/local/opt/qt5 .. && make
script: mkdir build && cd build && cmake -DCMAKE_PREFIX_PATH=/usr/local/opt/qt5 .. && make -j2

58
CHANGES
View File

@ -1,17 +1,43 @@
0.6.2: (Future)
0.7.0: (Future)
Features:
- ELF support
- Game Boy Camera support
- Qt: Set default Game Boy colors
- Game Boy Printer support
- Super Game Boy support
- Customizable autofire speed
- Ability to set default Game Boy model
- Map viewer
- Automatic cheat loading and saving
- GameShark and Action Replay button support
- AGBPrint support
- Debugger: Conditional breakpoints and watchpoints
- Ability to select GB/GBC/SGB BIOS on console ports
- Optional automatic state saving/loading
- Access to ur0 and uma0 partitions on the Vita
Bugfixes:
- GB Audio: Make audio unsigned with bias (fixes mgba.io/i/749)
- GB Serialize: Fix audio state loading
- GB Video: Fix dot clock timing being slightly wrong
- Qt: Fix GL display when loading a game from CLI (fixes mgba.io/i/843)
- ARM: Fix MSR when T bit is set
- GB Serialize: Fix game title check
- GB: Revamp IRQ handling based on new information
- GBA Video: Don't mask out high bits of BLDY (fixes mgba.io/i/899)
- GBA Video: Force align 256-color tiles
- GBA DMA: ROM reads are forced to increment
- GB Video: Fix loading states while in mode 3
- GB Video: Only trigger STAT write IRQs when screen is on (fixes mgba.io/i/912)
- GBA Cheats: Fix PARv3 slide codes (fixes mgba.io/i/919)
- GBA Video: OBJWIN can change blend params after OBJ is drawn (fixes mgba.io/i/921)
- GBA DMA: Fix invalid DMA reads (fixes mgba.io/i/142)
- GBA Savedata: Fix crash when resizing flash
- GBA Video: Add delay when enabling BGs (fixes mgba.io/i/744, mgba.io/i/752)
- GB Memory: HDMAs should not start when LCD is off (fixes mgba.io/i/310)
- GBA Cheats: Fix slide codes not initializing properly
- Qt: Fix locale being set to English on settings save (fixes mgba.io/i/906)
- LR35902: Fix watchpoints not reporting new value
- GBA Audio: Increase PSG volume (fixes mgba.io/i/932)
- GBA BIOS: Fix incorrect exit condition in LZ77
- 3DS: Fix opening files in directory names with trailing slashes
- GB MBC: Fix MBC2 saves (fixes mgba.io/i/954)
- GBA Memory: Fix copy-on-write memory leak
@ -22,12 +48,32 @@ Bugfixes:
- Wii: Fix screen tear when unpausing
- GBA: Fix some GBA ROM misdetection (fixes mgba.io/i/978)
- GBA Hardware: RTC accuracy improvements
- GB Timer: Minor accuracy improvements
- GB Audio: Clock frame events on DIV
- GBA: Fix SharkPort saves for EEPROM games
- Qt: Fix opening in fullscreen (fixes mgba.io/i/993)
- Python: Fix package directory
- GB Memory: Fix OAM DMA blocking regions (fixes mgba.io/i/1013)
Misc:
- GBA Timer: Use global cycles for timers
- GBA: Extend oddly-sized ROMs to full address space (fixes mgba.io/i/722)
- All: Make FIXED_ROM_BUFFER an option instead of 3DS-only
- Qt: Redo GameController into multiple classes
- Test: Restructure test suite into multiple executables
- Python: Integrate tests from cinema test suite
- Util: Don't build crc32 if the function already exists
- GBA: Implement display start DMAs
- Qt: Prevent window from being created off-screen
- Qt: Add option to disable FPS display
- GBA: Improve multiboot image detection
- GB MBC: Remove erroneous bank 0 wrapping
- GBA Cheats: Allow multiple ROM patches in the same slot
- GB: Skip BIOS option now works
- Libretro: Add frameskip option
- GBA Memory: 64 MiB GBA Video cartridge support
- 3DS: Scale font based on glyph heights (fixes mgba.io/i/961)
- PSP2: Use system enter key by default
- 3DS: Remove deprecated CSND interface
0.6.1: (2017-10-01)
Bugfixes:
@ -62,7 +108,6 @@ Bugfixes:
- Qt: Fix timezone issues with time overrides
- Qt: Fix sprite export pausing game indefinitely (fixes mgba.io/i/841)
- SDL: Fix potential race condition when pressing keys (fixes mgba.io/i/872)
- GB Audio: Make audio unsigned with bias (fixes mgba.io/i/749)
Misc:
- CMake: Fix CPack dependencies for libpng 1.6
- GBA: Detect hardware for Pokémon FireRed ROM hacks
@ -98,7 +143,6 @@ Features:
- Video log recording for testing and bug reporting
- Debugger: Segment/bank support
- Debugger: Execution tracing
- Partial Python scripting support
- Qt: German translation (by Lothar Serra Mari)
- Qt: Spanish translation (by Kevin López)
- Qt: Italian translation (by theheroGAC)
@ -134,6 +178,8 @@ Bugfixes:
- LR35902: Fix decoding LD r, $imm and 0-valued immediates (fixes mgba.io/i/735)
- OpenGL: Fix some shaders causing offset graphics
- GB Timer: Fix sub-M-cycle DIV reset timing and edge triggering
- Qt: Fix window icon being stretched
- Qt: Fix data directory path
- Qt: Fix timing issues on high refresh rate monitors
- Qt: Fix linking after some windows have been closed
- Qt: Fix crash when changing audio settings after a game is closed
@ -229,7 +275,6 @@ Features:
- Qt: Italian translation (by theheroGAC)
- Qt: Updated German translation
Bugfixes:
- Core: Fix rewinding getting out of sync (fixes mgba.io/i/791)
- GB Audio: Fix incorrect channel 4 iteration
- GB Audio: Fix zombie mode bit masking
- GB Serialize: Fix timer serialization
@ -245,6 +290,7 @@ Bugfixes:
- Qt: Fix translation initialization (fixes mgba.io/i/776)
- Qt: Fix patch loading while a game is running
- Qt: Fix shader selector on Ubuntu (fixes mgba.io/i/767)
- Core: Fix rewinding getting out of sync (fixes mgba.io/i/791)
- Qt: Fix GL-less build
- Qt: Fix Software renderer not handling alpha bits properly
- Qt: Fix screen background improperly stretching
@ -255,7 +301,7 @@ Misc:
- GBA Timer: Improve accuracy of timers
- PSP2: Update toolchain to use vita.cmake
- Qt: Add language selector
- Qt: Minor text fixes
- Qt: Minor test fixes
- Qt: Move shader settings into main settings window
- Qt: Dismiss game crashing/failing dialogs when a new game loads
- Qt: Properly ship Qt translations

108
CMakeLists.txt
View File

@ -1,9 +1,9 @@
cmake_minimum_required(VERSION 2.8.11)
cmake_minimum_required(VERSION 3.1)
project(mGBA)
set(BINARY_NAME mgba CACHE INTERNAL "Name of output binaries")
if(NOT MSVC)
set(GCC_STD "c99")
if(CMAKE_C_COMPILER_ID STREQUAL "GNU" AND CMAKE_COMPILER_VERSION VERSION_LESS "4.3")
if(CMAKE_C_COMPILER_ID STREQUAL "GNU" AND CMAKE_COMPILER_VERSION VERSION_LESS "4.3")
set(GCC_STD "gnu99")
endif()
set(CMAKE_C_FLAGS "${CMAKE_C_FLAGS} -Wall -Wextra -Wno-missing-field-initializers -std=${GCC_STD}")
@ -11,7 +11,9 @@ else()
set(CMAKE_C_FLAGS "${CMAKE_C_FLAGS} -D_CRT_SECURE_NO_WARNINGS /wd4003 /wd4244 /wd4146")
endif()
set(USE_DEBUGGERS ON CACHE BOOL "Whether or not to enable the debugging infrastructure")
set(USE_EDITLINE ON CACHE BOOL "Whether or not to enable the CLI-mode debugger")
if (NOT WIN32)
set(USE_EDITLINE ON CACHE BOOL "Whether or not to enable the CLI-mode debugger")
endif()
set(USE_GDB_STUB ON CACHE BOOL "Whether or not to enable the GDB stub ARM debugger")
set(USE_FFMPEG ON CACHE BOOL "Whether or not to enable FFmpeg support")
set(USE_ZLIB ON CACHE BOOL "Whether or not to enable zlib support")
@ -20,9 +22,11 @@ set(USE_PNG ON CACHE BOOL "Whether or not to enable PNG support")
set(USE_LIBZIP ON CACHE BOOL "Whether or not to enable LIBZIP support")
set(USE_MAGICK ON CACHE BOOL "Whether or not to enable ImageMagick support")
set(USE_SQLITE3 ON CACHE BOOL "Whether or not to enable SQLite3 support")
set(USE_ELF ON CACHE BOOL "Whether or not to enable ELF support")
set(M_CORE_GBA ON CACHE BOOL "Build Game Boy Advance core")
set(M_CORE_GB ON CACHE BOOL "Build Game Boy core")
set(USE_LZMA ON CACHE BOOL "Whether or not to enable 7-Zip support")
set(ENABLE_SCRIPTING ON CACHE BOOL "Whether or not to enable scripting support")
set(BUILD_QT ON CACHE BOOL "Build Qt frontend")
set(BUILD_SDL ON CACHE BOOL "Build SDL frontend")
set(BUILD_LIBRETRO OFF CACHE BOOL "Build libretro core")
@ -61,9 +65,9 @@ file(GLOB UTIL_SRC ${CMAKE_CURRENT_SOURCE_DIR}/src/util/*.[cSs])
file(GLOB UTIL_TEST_SRC ${CMAKE_CURRENT_SOURCE_DIR}/src/util/test/*.c)
file(GLOB GUI_SRC ${CMAKE_CURRENT_SOURCE_DIR}/src/util/gui/*.c ${CMAKE_CURRENT_SOURCE_DIR}/src/feature/gui/*.c)
file(GLOB GBA_RENDERER_SRC ${CMAKE_CURRENT_SOURCE_DIR}/src/gba/renderers/*.c)
file(GLOB GBA_SIO_SRC ${CMAKE_CURRENT_SOURCE_DIR}/src/gba/sio/lockstep.c)
file(GLOB GBA_SIO_SRC ${CMAKE_CURRENT_SOURCE_DIR}/src/gba/sio/*.c)
file(GLOB GBA_EXTRA_SRC ${CMAKE_CURRENT_SOURCE_DIR}/src/gba/extra/*.c)
file(GLOB GB_SIO_SRC ${CMAKE_CURRENT_SOURCE_DIR}/src/gb/sio/lockstep.c)
file(GLOB GB_SIO_SRC ${CMAKE_CURRENT_SOURCE_DIR}/src/gb/sio/*.c)
file(GLOB GB_RENDERER_SRC ${CMAKE_CURRENT_SOURCE_DIR}/src/gb/renderers/*.c)
file(GLOB GB_EXTRA_SRC ${CMAKE_CURRENT_SOURCE_DIR}/src/gb/extra/*.c)
file(GLOB THIRD_PARTY_SRC ${CMAKE_CURRENT_SOURCE_DIR}/src/third-party/inih/*.c)
@ -177,7 +181,7 @@ list(APPEND UTIL_SRC ${CMAKE_CURRENT_BINARY_DIR}/version.c)
source_group("Generated sources" FILES ${CMAKE_CURRENT_BINARY_DIR}/version.c)
# Advanced settings
if(NOT DEFINED 3DS)
if(NOT DEFINED 3DS AND NOT (CMAKE_C_COMPILER_ID STREQUAL "GNU" AND CMAKE_COMPILER_VERSION VERSION_LESS "4.5"))
# LTO appears to make 3DS binary slower
set(DEFAULT_LTO ON)
else()
@ -275,6 +279,10 @@ if(DEFINED 3DS OR DEFINED PSP2 OR DEFINED WII)
set(USE_SQLITE3 OFF)
endif()
if(DEFINED 3DS)
add_definitions(-DFIXED_ROM_BUFFER)
endif()
if(NOT M_CORE_GBA)
set(USE_GDB_STUB OFF)
endif()
@ -311,13 +319,20 @@ if(NOT CMAKE_SYSTEM_NAME STREQUAL "Generic")
check_function_exists(uselocale HAVE_USELOCALE)
check_function_exists(setlocale HAVE_SETLOCALE)
else()
if(DEFINED 3DS)
if(DEFINED 3DS OR DEFINED WII)
set(CMAKE_REQUIRED_FLAGS -Wl,--require-defined,snprintf_l)
check_function_exists(snprintf_l HAVE_SNPRINTF_L)
set(CMAKE_REQUIRED_FLAGS -Wl,--require-defined,strtof_l)
check_function_exists(strtof_l HAVE_STRTOF_L)
set(CMAKE_REQUIRED_FLAGS -Wl,--require-defined,newlocale)
check_function_exists(newlocale HAVE_NEWLOCALE)
set(CMAKE_REQUIRED_FLAGS -Wl,--require-defined,freelocale)
check_function_exists(freelocale HAVE_FREELOCALE)
set(CMAKE_REQUIRED_FLAGS -Wl,--require-defined,uselocale)
check_function_exists(uselocale HAVE_USELOCALE)
set(CMAKE_REQUIRED_FLAGS -Wl,--require-defined,setlocale)
check_function_exists(setlocale HAVE_SETLOCALE)
unset(CMAKE_REQUIRED_FLAGS)
endif()
if(NOT DEFINED 3DS AND NOT DEFINED PSP2 AND NOT DEFINED WII)
set(DISABLE_DEPS ON CACHE BOOL "This platform cannot build with dependencies" FORCE)
@ -344,7 +359,7 @@ if(HAVE_LOCALTIME_R)
list(APPEND FUNCTION_DEFINES HAVE_LOCALTIME_R)
endif()
if(HAVE_NEWLOCALE AND HAVE_FREELOCALE AND HAVE_USELOCALE OR APPLE OR DEFINED 3DS)
if(HAVE_NEWLOCALE AND HAVE_FREELOCALE AND HAVE_USELOCALE OR APPLE)
list(APPEND FUNCTION_DEFINES HAVE_LOCALE)
if (HAVE_STRTOF_L)
list(APPEND FUNCTION_DEFINES HAVE_STRTOF_L)
@ -368,7 +383,9 @@ endif()
# Feature dependencies
set(FEATURE_DEFINES)
set(FEATURE_FLAGS)
set(FEATURES)
set(ENABLES)
if(CMAKE_SYSTEM_NAME MATCHES .*BSD)
set(LIBEDIT_LIBRARIES -ledit)
if (CMAKE_SYSTEM_NAME STREQUAL OpenBSD)
@ -411,6 +428,8 @@ find_feature(USE_MAGICK "MagickWand")
find_feature(USE_EPOXY "epoxy")
find_feature(USE_CMOCKA "cmocka")
find_feature(USE_SQLITE3 "sqlite3")
find_feature(USE_ELF "libelf")
find_feature(ENABLE_PYTHON "PythonLibs")
# Features
set(DEBUGGER_SRC
@ -419,6 +438,8 @@ set(DEBUGGER_SRC
${CMAKE_CURRENT_SOURCE_DIR}/src/debugger/symbols.c
${CMAKE_CURRENT_SOURCE_DIR}/src/debugger/cli-debugger.c)
file(GLOB DEBUGGER_TEST_SRC ${CMAKE_CURRENT_SOURCE_DIR}/src/debugger/test/*.c)
set(FEATURE_SRC)
set(CPACK_DEBIAN_PACKAGE_DEPENDS "libc6")
@ -488,6 +509,7 @@ if(USE_MAGICK)
set(MAGICKWAND_DEB_VERSION "-6.q16-2")
endif()
list(APPEND FEATURE_DEFINES MAGICKWAND_VERSION_MAJOR=${MAGICKWAND_VERSION_MAJOR})
list(APPEND FEATURE_FLAGS ${MAGICKWAND_CFLAGS_OTHER})
set(CPACK_DEBIAN_PACKAGE_DEPENDS "${CPACK_DEBIAN_PACKAGE_DEPENDS},libmagickwand${MAGICKWAND_DEB_VERSION}")
endif()
@ -511,6 +533,15 @@ if(USE_ZLIB)
include_directories(AFTER ${ZLIB_INCLUDE_DIRS})
list(APPEND DEPENDENCY_LIB ${ZLIB_LIBRARIES})
set(CPACK_DEBIAN_PACKAGE_DEPENDS "${CPACK_DEBIAN_PACKAGE_DEPENDS},zlib1g")
set(HAVE_CRC32 ON)
list(APPEND OS_LIB ${ZLIB_LIBRARIES})
else()
# zlib pulls in crc32
check_function_exists(crc32 HAVE_CRC32)
endif()
if(HAVE_CRC32)
list(APPEND FUNCTION_DEFINES HAVE_CRC32)
endif()
if(WANT_PNG AND USE_ZLIB AND NOT USE_PNG)
@ -623,6 +654,24 @@ if(USE_SQLITE3)
list(APPEND FEATURE_SRC "${CMAKE_CURRENT_SOURCE_DIR}/src/feature/sqlite3/no-intro.c")
endif()
if(USE_ELF)
list(APPEND FEATURES ELF)
include_directories(AFTER ${LIBELF_INCLUDE_DIRS})
list(APPEND DEPENDENCY_LIB ${LIBELF_LIBRARIES})
set(CPACK_DEBIAN_PACKAGE_DEPENDS "${CPACK_DEBIAN_PACKAGE_DEPENDS},libelfg0")
endif()
if(ENABLE_SCRIPTING)
list(APPEND ENABLES SCRIPTING)
if(BUILD_PYTHON)
find_package(PythonLibs ${USE_PYTHON_VERSION})
list(APPEND DEPENDENCY_LIB ${PYTHON_LIBRARIES})
include_directories(AFTER ${PYTHON_INCLUDE_DIRS})
list(APPEND ENABLES PYTHON)
endif()
endif()
set(TEST_SRC ${CORE_TEST_SRC})
if(M_CORE_GB)
add_definitions(-DM_CORE_GB)
@ -663,6 +712,7 @@ endif()
if(USE_DEBUGGERS)
list(APPEND FEATURE_SRC ${DEBUGGER_SRC})
list(APPEND TEST_SRC ${DEBUGGER_TEST_SRC})
list(APPEND FEATURES DEBUGGERS)
endif()
@ -670,6 +720,10 @@ foreach(FEATURE IN LISTS FEATURES)
list(APPEND FEATURE_DEFINES "USE_${FEATURE}")
endforeach()
foreach(ENABLE IN LISTS ENABLES)
list(APPEND FEATURE_DEFINES "ENABLE_${ENABLE}")
endforeach()
source_group("Virtual files" FILES ${CORE_VFS_SRC} ${VFS_SRC})
source_group("Extra features" FILES ${FEATURE_SRC})
source_group("Third-party code" FILES ${THIRD_PARTY_SRC})
@ -733,7 +787,7 @@ if(NOT SKIP_LIBRARY)
add_library(${BINARY_NAME} SHARED ${SRC} ${VFS_SRC})
if(BUILD_STATIC)
add_library(${BINARY_NAME}-static STATIC ${SRC})
set_target_properties(${BINARY_NAME}-static PROPERTIES COMPILE_DEFINITIONS "${OS_DEFINES};${FEATURE_DEFINES};${FUNCTION_DEFINES}")
set_target_properties(${BINARY_NAME}-static PROPERTIES COMPILE_DEFINITIONS "${OS_DEFINES};${FEATURE_DEFINES};${FUNCTION_DEFINES}" COMPILE_OPTIONS "${FEATURE_FLAGS}")
install(TARGETS ${BINARY_NAME}-static DESTINATION ${LIBDIR} COMPONENT lib${BINARY_NAME})
add_dependencies(${BINARY_NAME}-static version-info)
endif()
@ -742,7 +796,7 @@ if(NOT SKIP_LIBRARY)
endif()
add_dependencies(${BINARY_NAME} version-info)
set_target_properties(${BINARY_NAME} PROPERTIES VERSION ${LIB_VERSION_STRING} SOVERSION ${LIB_VERSION_ABI} COMPILE_DEFINITIONS "${OS_DEFINES};${FEATURE_DEFINES};${FUNCTION_DEFINES}")
set_target_properties(${BINARY_NAME} PROPERTIES VERSION ${LIB_VERSION_STRING} SOVERSION ${LIB_VERSION_ABI} COMPILE_DEFINITIONS "${OS_DEFINES};${FEATURE_DEFINES};${FUNCTION_DEFINES}" COMPILE_OPTIONS "${FEATURE_FLAGS}")
target_link_libraries(${BINARY_NAME} ${DEBUGGER_LIB} ${DEPENDENCY_LIB} ${OS_LIB})
install(TARGETS ${BINARY_NAME} LIBRARY DESTINATION ${LIBDIR} COMPONENT lib${BINARY_NAME} NAMELINK_SKIP ARCHIVE DESTINATION ${LIBDIR} RUNTIME DESTINATION ${LIBDIR} COMPONENT lib${BINARY_NAME})
@ -782,6 +836,11 @@ if(DISABLE_FRONTENDS)
set(BUILD_QT OFF)
endif()
if(BUILD_PYTHON)
enable_testing()
add_subdirectory(${CMAKE_CURRENT_SOURCE_DIR}/src/platform/python ${CMAKE_CURRENT_BINARY_DIR}/python)
endif()
if(BUILD_LIBRETRO)
file(GLOB RETRO_SRC ${CMAKE_CURRENT_SOURCE_DIR}/src/platform/libretro/*.c)
add_library(${BINARY_NAME}_libretro SHARED ${CORE_SRC} ${RETRO_SRC})
@ -794,7 +853,7 @@ if(BUILD_OPENEMU)
find_library(FOUNDATION Foundation)
find_library(OPENEMUBASE OpenEmuBase)
file(GLOB OE_SRC ${CMAKE_CURRENT_SOURCE_DIR}/src/platform/openemu/*.m)
add_library(${BINARY_NAME}-openemu MODULE ${CORE_SRC} ${OE_SRC})
add_library(${BINARY_NAME}-openemu MODULE ${CORE_SRC} ${OS_SRC})
set_target_properties(${BINARY_NAME}-openemu PROPERTIES
MACOSX_BUNDLE_INFO_PLIST ${CMAKE_CURRENT_SOURCE_DIR}/src/platform/openemu/Info.plist.in
BUNDLE TRUE
@ -848,15 +907,16 @@ if(BUILD_SUITE)
include_directories(AFTER ${CMOCKA_INCLUDE_DIRS})
link_directories(${CMOCKA_LIBRARY_DIRS})
add_executable(${BINARY_NAME}-suite ${CMAKE_CURRENT_SOURCE_DIR}/src/platform/test/suite-main.c ${TEST_SRC})
target_link_libraries(${BINARY_NAME}-suite ${BINARY_NAME} ${PLATFORM_LIBRARY} cmocka)
set_target_properties(${BINARY_NAME}-suite PROPERTIES COMPILE_DEFINITIONS "${OS_DEFINES};${FEATURE_DEFINES};${FUNCTION_DEFINES}")
add_test(${BINARY_NAME}-suite ${BINARY_NAME}-suite)
endif()
if(BUILD_PYTHON)
enable_testing()
add_subdirectory(${CMAKE_CURRENT_SOURCE_DIR}/src/platform/python ${CMAKE_CURRENT_BINARY_DIR}/python)
foreach(TEST IN LISTS TEST_SRC)
string(REPLACE "${CMAKE_SOURCE_DIR}/src/" "" TEST_NAME "${TEST}")
string(REPLACE "/" "-" TEST_NAME "${TEST_NAME}")
string(REPLACE "-test" "" TEST_NAME "${TEST_NAME}")
string(REPLACE ".c" "" TEST_NAME "${TEST_NAME}")
add_executable(test-${TEST_NAME} ${TEST})
target_link_libraries(test-${TEST_NAME} ${BINARY_NAME} ${PLATFORM_LIBRARY} cmocka)
set_target_properties(test-${TEST_NAME} PROPERTIES COMPILE_DEFINITIONS "${OS_DEFINES};${FEATURE_DEFINES};${FUNCTION_DEFINES}")
add_test(${TEST_NAME} test-${TEST_NAME})
endforeach()
endif()
if(BUILD_EXAMPLE)
@ -894,7 +954,8 @@ SET(CPACK_DEB_COMPONENT_INSTALL ON)
set(CPACK_STRIP_FILES ${BINARY_NAME})
install(FILES ${CMAKE_CURRENT_SOURCE_DIR}/README.md ${CMAKE_CURRENT_SOURCE_DIR}/CHANGES DESTINATION ${CMAKE_INSTALL_DOCDIR} COMPONENT lib${BINARY_NAME})
file(GLOB READMES ${CMAKE_CURRENT_SOURCE_DIR}/README*.md)
install(FILES ${READMES} ${CMAKE_CURRENT_SOURCE_DIR}/CHANGES DESTINATION ${CMAKE_INSTALL_DOCDIR} COMPONENT lib${BINARY_NAME})
include(CPack)
@ -932,7 +993,9 @@ if(NOT QUIET)
message(STATUS " Game Boy: ${M_CORE_GB}")
message(STATUS "Features:")
message(STATUS " Debuggers: ${USE_DEBUGGERS}")
message(STATUS " CLI debugger: ${USE_EDITLINE}")
if(NOT WIN32)
message(STATUS " CLI debugger: ${USE_EDITLINE}")
endif()
message(STATUS " GDB stub: ${USE_GDB_STUB}")
message(STATUS " Video recording: ${USE_FFMPEG}")
message(STATUS " GIF recording: ${USE_MAGICK}")
@ -940,6 +1003,7 @@ if(NOT QUIET)
message(STATUS " ZIP support: ${SUMMARY_ZIP}")
message(STATUS " 7-Zip support: ${USE_LZMA}")
message(STATUS " SQLite3 game database: ${USE_SQLITE3}")
message(STATUS " ELF loading support: ${USE_ELF}")
message(STATUS " OpenGL support: ${SUMMARY_GL}")
message(STATUS "Frontends:")
message(STATUS " Qt: ${BUILD_QT}")

39
README.md
View File

@ -10,7 +10,7 @@ Up-to-date news and downloads can be found at [mgba.io](https://mgba.io/).
Features
--------
- Near full Game Boy Advance hardware support[<sup>[1]</sup>](#missing).
- Highly accurate Game Boy Advance hardware support[<sup>[1]</sup>](#missing).
- Game Boy/Game Boy Color hardware support.
- Fast emulation. Known to run at full speed even on low end hardware, such as netbooks.
- Qt and SDL ports for a heavy-weight and a light-weight frontend.
@ -18,6 +18,8 @@ Features
- Save type detection, even for flash memory size[<sup>[2]</sup>](#flashdetect).
- Support for cartridges with motion sensors and rumble (only usable with game controllers).
- Real-time clock support, even without configuration.
- Solar sensor support for Boktai games.
- Game Boy Camera and Game Boy Printer support.
- A built-in BIOS implementation, and ability to load external BIOS files.
- Turbo/fast-forward support by holding Tab.
- Rewind by holding Backquote.
@ -35,6 +37,31 @@ Features
- Cores available for RetroArch/Libretro and OpenEmu.
- Many, many smaller things.
#### Game Boy mappers
The following mappers are fully supported:
- MBC1
- MBC1M
- MBC2
- MBC3
- MBC3+RTC
- MBC5
- MBC5+Rumble
- MBC7
The following mappers are partially supported:
- Pocket Cam
- TAMA5
- HuC-3
The following mappers are not currently supported:
- MBC6
- HuC-1
- MMM01
### Planned features
- Networked multiplayer link cable support.
@ -45,7 +72,6 @@ Features
- A comprehensive debug suite.
- e-Reader support.
- Wireless adapter support.
- Game Boy Printer support.
Supported Platforms
-------------------
@ -106,15 +132,15 @@ Note that you should not do a `make install` on macOS, as it will not work prope
#### Windows developer building
To build on Windows for development, using MSYS2 is recommended. Follow the installation steps found on their [website](https://msys2.github.io). Make sure you're running the 32-bit version ("MSYS2 MinGW 32-bit") (or the 64-bit version "MSYS2 MinGW 64-bit" if you want to build for x86_64) and run this additional command (including the braces) to install the needed dependencies (please note that this involves downloading over 500MiB of packages, so it will take a long time):
To build on Windows for development, using MSYS2 is recommended. Follow the installation steps found on their [website](https://msys2.github.io). Make sure you're running the 32-bit version ("MSYS2 MinGW 32-bit") (or the 64-bit version "MSYS2 MinGW 64-bit" if you want to build for x86_64) and run this additional command (including the braces) to install the needed dependencies (please note that this involves downloading over 1100MiB of packages, so it will take a long time):
For x86 (32 bit) builds:
pacman -Sy mingw-w64-i686-{cmake,ffmpeg,gcc,gdb,imagemagick,libzip,pkg-config,qt5,SDL2,ntldd-git}
pacman -Sy mingw-w64-i686-{cmake,ffmpeg,gcc,gdb,imagemagick,libelf,libepoxy,libzip,pkg-config,qt5,SDL2,ntldd-git}
For x86_64 (64 bit) builds:
pacman -Sy mingw-w64-x86_64-{cmake,ffmpeg,gcc,gdb,imagemagick,libzip,pkg-config,qt5,SDL2,ntldd-git}
pacman -Sy mingw-w64-x86_64-{cmake,ffmpeg,gcc,gdb,imagemagick,libelf,libepoxy,libzip,pkg-config,qt5,SDL2,ntldd-git}
Check out the source code by running this command:
@ -142,6 +168,7 @@ mGBA has no hard dependencies, however, the following optional dependencies are
- libzip or zlib: for loading ROMs stored in zip files.
- ImageMagick: for GIF recording.
- SQLite3: for game databases.
- libelf: for ELF loading.
SQLite3, libpng, and zlib are included with the emulator, so they do not need to be externally compiled first.
@ -163,7 +190,7 @@ Footnotes
Copyright
---------
mGBA is Copyright © 2013 – 2017 Jeffrey Pfau. It is distributed under the [Mozilla Public License version 2.0](https://www.mozilla.org/MPL/2.0/). A copy of the license is available in the distributed LICENSE file.
mGBA is Copyright © 2013 – 2018 Jeffrey Pfau. It is distributed under the [Mozilla Public License version 2.0](https://www.mozilla.org/MPL/2.0/). A copy of the license is available in the distributed LICENSE file.
mGBA contains the following third-party libraries:

204
README_DE.md Normal file
View File

@ -0,0 +1,204 @@
mGBA
====
mGBA ist ein Emulator für Game Boy Advance-Spiele. Das Ziel von mGBA ist, schneller und genauer als viele existierende Game Boy Advance-Emulatoren zu sein. Außerdem verfügt mGBA über Funktionen, die anderen Emulatoren fehlen. Zusätzlich werden auch Game Boy- und Game Boy Color-Spiele unterstützt.
Aktuelle Neuigkeiten und Downloads findest Du auf [mgba.io](https://mgba.io).
[![Build-Status](https://travis-ci.org/mgba-emu/mgba.svg?branch=master)](https://travis-ci.org/mgba-emu/mgba)
Features
--------
- Sehr genaue Unterstützung der Game Boy Advance-Hardware[<sup>[1]</sup>](#missing).
- Unterstützung der Game Boy-/Game Boy Color-Hardware.
- Schnelle Emulation. mGBA ist dafür bekannt, auch auf schwacher Hardware wie Netbooks mit voller Geschwindigkeit zu laufen.
- Qt- und SDL-Portierungen für eine vollwertige und eine "leichtgewichtige" Benutzeroberfläche.
- Lokale (gleicher Computer) Unterstützung für Link-Kabel.
- Erkennung des Speichertypes, einschließlich der Größe des Flash-Speichers[<sup>[2]</sup>](#flashdetect).
- Unterstützung für Spielmodule mit Bewegungssensoren und Rüttel-Effekten (nur verwendbar mit Spiele-Controllern).
- Unterstützung für Echtzeituhren, selbst ohne Konfiguration.
- Unterstützung für den Lichtsensor in Boktai-Spielen
- Unterstützung für Game Boy Printer und Game Boy Camera.
- Eingebaute BIOS-Implementierung mit der Möglichkeit, externe BIOS-Dateien zu laden.
- Turbo/Vorlauf-Unterstützung durch drücken der Tab-Taste.
- Rücklauf-Unterstützung durch drücken der Akzent-Taste.
- Frameskip von bis zu 10 Bildern.
- Unterstützung für Screenshots.
- Unterstützung für Cheat-Codes.
- 9 Speicherstände für Savestates/Spielzustände. Savestates können auch als Screenshots dargestellt werden.
- Video- und GIF-Aufzeichnung.
- Frei wählbare Tastenbelegungen für Tastaturen und Controller.
- Unterstützung für ZIP- und 7z-Archive.
- Unterstützung für Patches im IPS-, UPS- und BPS-Format.
- Spiele-Debugging über ein Kommandozeilen-Interface und IDA Pro-kompatible GDB-Unterstützung.
- Einstellbare Rücklauf-Funktion.
- Unterstützung für das Laden und Exportieren von GameShark- und Action Replay-Abbildern.
- Verfügbare Cores für RetroArch/Libretro und OpenEmu.
- Viele, viele kleinere Dinge.
### Game Boy-Mapper
Die folgenden Mapper werden vollständig unterstützt:
- MBC1
- MBC1M
- MBC2
- MBC3
- MBC3+RTC (MBC3+Echtzeituhr)
- MBC5
- MBC5+Rumble (MBC5+Rüttel-Modul)
- MBC7
Die folgenden Mapper werden teilweise unterstützt:
- Pocket Cam
- TAMA5
- HuC-3
Die folgenden Mapper werden derzeit nicht unterstützt:
- MBC6
- HuC-1
- MMM01
### Geplante Features
- Unterstützung für Link-Kabel-Multiplayer über ein Netzwerk.
- Unterstützung für Link-Kabel über Dolphin/JOY-Bus.
- M4A-Audio-Abmischung für höhere Audio-Qualität.
- Unterstützung für Tool-Assisted Speedruns.
- Lua-Unterstützung für Scripting.
- Eine umfangreiche Debugging-Suite.
- e-Reader-Unterstützung.
- Unterstützung für Drahtlosadapter.
Unterstützte Plattformen
------------------------
- Windows Vista oder neuer
- OS X 10.7 (Lion)[<sup>[3]</sup>](#osxver) oder neuer
- Linux
- FreeBSD
- Nintendo 3DS
- Wii
- PlayStation Vita
Andere Unix-ähnliche Plattformen wie OpenBSD sind ebenfalls dafür bekannt, mit mGBA kompatibel zu sein. Sie sind jedoch nicht getestet und werden nicht voll unterstützt.
### Systemvoraussetzungen
Die Systemvoraussetzungen sind minimal. Jeder Computer, der mit Windows Vista oder neuer läuft, sollte in der Lage sein, die Emulation zu bewältigen. Unterstützung für OpenGL 1.1 oder neuer ist ebenfalls voraussgesetzt.
Downloads
---------
Download-Links befinden sich in der [Downloads][downloads]-Sektion auf der offizielle Website. Der Quellcode befindet sich auf [GitHub][source].
Steuerung
---------
Die Steuerung kann im Einstellungs-Menü konfiguriert werden. Viele Spiele-Controller werden automatisch erkannt und entsprechend belegt. Für Tastaturen wird standardmäßig folgende Belegung verwendet:
- **A**: X
- **B**: Z
- **L**: A
- **R**: S
- **Start**: Enter
- **Select**: Rücktaste
Kompilieren
-----------
Um mGBA kompilieren zu können, wird CMake 2.8.11 oder neuer benötigt. GCC und Clang sind beide dafür bekannt, mGBA kompilieren zu können. Visual Studio 2013 und älter funktionieren nicht. Unterstützung für Visual Studio 2015 und neuer wird bald hinzugefügt. Um CMake auf einem Unix-basierten System zu verwenden, werden folgende Kommandos empfohlen:
mkdir build
cd build
cmake -DCMAKE_INSTALL_PREFIX:PATH=/usr ..
make
sudo make install
Damit wird mGBA gebaut und in `/usr/bin` und `/usr/lib` installiert. Installierte Abhängigkeiten werden automatisch erkannt. Features, die aufgrund fehlender Abhängigkeiten deaktiviert werden, werden nach dem `cmake`-Kommando aufgelistet.
Wenn Du macOS verwendest, sind die einzelnen Schritte etwas anders. Angenommen, dass Du eine Homebrew-Paketverwaltung verwendest, werden folgende Schritte zum installieren der Abhängigkeiten und anschließenden bauen von mGBA empfohlen:
brew install cmake ffmpeg imagemagick libzip qt5 sdl2 libedit
mkdir build
cd build
cmake -DCMAKE_PREFIX_PATH='brew --prefix qt5' ..
make
Bitte beachte, dass Du unter macOS nicht 'make install' verwenden solltest, da dies nicht korrekt funktionieren wird.
### Für Entwickler: Kompilieren unter Windows
Um mGBA auf Windows zu kompilieren, wird MSYS2 empfohlen. Befolge die Installationsschritte auf der [MSYS2-Website](https://msys2.github.io). Stelle sicher, dass Du die 32-Bit-Version ("MSYS2 MinGW 32-bit") (oder die 64-Bit-Version "MSYS2 MinGW 64-bit", wenn Du mGBA für x86_64 kompilieren willst) verwendest und führe folgendes Kommando (einschließlich der Klammern) aus, um alle benötigten Abhängigkeiten zu installieren. Bitte beachte, dass dafür über 1100MiB an Paketen heruntergeladen werden, was eine Weile dauern kann:
Für x86 (32 Bit):
pacman -Sy mingw-w64-i686-{cmake,ffmpeg,gcc,gdb,imagemagick,libelf,libepoxy,libzip,pkg-config,qt5,SDL2,ntldd-git}
Für x86_64 (64 Bit):
pacman -Sy mingw-w64-x86_64-{cmake,ffmpeg,gcc,gdb,imagemagick,libelf,libepoxy,libzip,pkg-config,qt5,SDL2,ntldd-git}
Lade den aktuellen mGBA-Quellcode mithilfe des folgenden Kommandos herunter:
git clone https://github.com/mgba-emu/mgba.git
Abschließend wird mGBA über folgende Kommandos kompiliert:
cd mgba
mkdir build
cd build
cmake .. -G "MSYS Makefiles"
make
Bitte beachte, dass mGBA für Windows aufgrund der Vielzahl an benötigten DLLs nicht für die weitere Verteilung geeignet ist, wenn es auf diese Weise gebaut wurde. Es ist jedoch perfekt für Entwickler geeignet. Soll mGBA dennoch weiter verteilt werden (beispielsweise zu Testzwecken auf Systemen, auf denen keine MSYS2-Umgebung installiert ist), kann mithilfe des Befehls 'cpack -G ZIP' ein ZIP-Archiv mit allen benötigten DLLs erstellt werden.
### Abhängigkeiten
mGBA hat keine "harten" Abhängigkeiten. Dennoch werden die folgenden optionalen Abhängigkeiten für einige Features benötigt. Diese Features werden automatisch deaktiviert, wenn die benötigten Abhängigkeiten nicht gefunden werden.
- Qt 5: Für die Benutzeroberfläche. Qt Multimedia oder SDL werden für Audio-Ausgabe benötigt.
- SDL: Für eine einfachere Benutzeroberfläche und Spiele-Controller-Unterstützung in der Qt-Oberfläche. SDL 2 ist empfohlen, SDL 1.2 wird jedoch auch unterstützt.
- zlib und libpng: Für die Unterstützung von Bildschirmfotos und Savestates-in-PNG-Unterstützung.
- libedit: Für die Unterstützung des Kommandozeilen-Debuggers.
- ffmpeg oder libav: Für Videoaufzeichnungen.
- libzip oder zlib: Um ROMs aus ZIP-Dateien zu laden.
- ImageMagick: Für GIF-Aufzeichnungen.
- SQLite3: Für Spiele-Datenbanken.
- libelf: Für das Laden von ELF-Dateien.
SQLite3, libpng und zlib werden mit dem Emulator mitgeliefert, sodass sie nicht zuerst kompiliert werden müssen.
Fußnoten
--------
<a name="missing">[1]</a> Zurzeit fehlende Features sind
- OBJ-Fenster für die Modi 3, 4 und 5 ([Bug #5](http://mgba.io/b/5))
- Mosaik-Effekt für umgewandelte OBJs ([Bug #9](http://mgba.io/b/9))
<a name="flashdetect">[2]</a> In manchen Fällen ist es nicht möglich, die Größe des Flash-Speichers automatisch zu ermitteln. Diese kann dann zur Laufzeit konfiguriert werden, es wird jedoch empfohlen, den Fehler zu melden.
<a name="osxver">[3]</a> 10.7 wird nur für die Qt-Portierung benötigt. Die SDL-Portierung ist dafür bekannt, mit 10.5 und möglicherweise auf älteren Versionen zu funktionieren.
[downloads]: http://mgba.io/downloads.html
[source]: https://github.com/mgba-emu/mgba/
Copyright
---------
Copyright für mGBA © 2013 – 2018 Jeffrey Pfau. mGBA wird unter der [Mozilla Public License version 2.0](https://www.mozilla.org/MPL/2.0/) veröffentlicht. Eine Kopie der Lizenz ist in der mitgelieferten Datei LICENSE verfügbar.
mGBA beinhaltet die folgenden Bibliotheken von Drittanbietern:
- [inih](https://github.com/benhoyt/inih), Copyright © 2009 Ben Hoyt, verwendet unter einer BSD 3-clause-Lizenz.
- [blip-buf](https://code.google.com/archive/b/blip-buf), Copyright © 2003 - 2009 Shay Green, verwendet unter einer Lesser GNU Public License.
- [LZMA SDK](http://www.7-zip.org/sdk.html), Public Domain.
- [MurmurHash3](https://github.com/aappleby/smhasher), Implementierung von Austin Appleby, Public Domain.
- [getopt fot MSVC](https://github.com/skandhurkat/Getopt-for-Visual-Studio/), Public Domain.
- [SQLite3](https://www.sqlite.org), Public Domain.
Wenn Du ein Spiele-Publisher bist und mGBA für kommerzielle Verwendung lizenzieren möchtest, schreibe bitte eine e-Mail an [licensing@mgba.io](mailto:licensing@mgba.io) für weitere Informationen.

1
cinema/.gitignore vendored Normal file
View File

@ -0,0 +1 @@
*.sav

19
cinema/gb/mooneye-gb/LICENSE Normal file
View File

@ -0,0 +1,19 @@
Copyright (c) 2014-2017 Joonas Javanainen <joonas.javanainen@gmail.com>
Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
SOFTWARE.

BIN
cinema/gb/mooneye-gb/acceptance/add_sp_e_timing/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 1.2 KiB

BIN
cinema/gb/mooneye-gb/acceptance/add_sp_e_timing/test.gb Normal file
View File

Binary file not shown.

206
cinema/gb/mooneye-gb/acceptance/add_sp_e_timing/test.sym Normal file
View File

@ -0,0 +1,206 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/add_sp_e_timing.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:0150 _wait_ly_4
00:0156 _wait_ly_5
00:0180 test_finish
00:01c4 wram_test
00:01d3 hiram_test
00:01d3 test_round1
00:01d5 _wait_ly_6
00:01db _wait_ly_7
00:01f0 finish_round1
00:01ff test_round2
00:0201 _wait_ly_8
00:0207 _wait_ly_9
00:021d finish_round2
00:c014 result_tmp
00:c016 result_round1

BIN
cinema/gb/mooneye-gb/acceptance/bits/mem_oam/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 518 B

BIN
cinema/gb/mooneye-gb/acceptance/bits/mem_oam/test.gb Normal file
View File

Binary file not shown.

212
cinema/gb/mooneye-gb/acceptance/bits/mem_oam/test.sym Normal file
View File

@ -0,0 +1,212 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/bits/mem_oam.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:016f test_finish
00:0183 _wait_ly_4
00:0189 _wait_ly_5
00:019f _print_results_halt_1
00:01a2 _test_ok_cb_0
00:01aa _print_sl_data55
00:01b2 _print_sl_out55
00:01b5 fail_1
00:01c9 _wait_ly_6
00:01cf _wait_ly_7
00:01e5 _print_results_halt_2
00:01e8 _test_failure_cb_0
00:01f0 _print_sl_data56
00:01fd _print_sl_out56
00:0200 fail_0
00:0214 _wait_ly_8
00:021a _wait_ly_9
00:0230 _print_results_halt_3
00:0233 _test_failure_cb_1
00:023b _print_sl_data57
00:0248 _print_sl_out57

BIN
cinema/gb/mooneye-gb/acceptance/bits/reg_f/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 1.1 KiB

BIN
cinema/gb/mooneye-gb/acceptance/bits/reg_f/test.gb Normal file
View File

Binary file not shown.

192
cinema/gb/mooneye-gb/acceptance/bits/reg_f/test.sym Normal file
View File

@ -0,0 +1,192 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/bits/reg_f.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:0160 test_finish

BIN
cinema/gb/mooneye-gb/acceptance/bits/unused_hwio-GS/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 518 B

BIN
cinema/gb/mooneye-gb/acceptance/bits/unused_hwio-GS/test.gb Normal file
View File

Binary file not shown.

535
cinema/gb/mooneye-gb/acceptance/bits/unused_hwio-GS/test.sym Normal file
View File

@ -0,0 +1,535 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/bits/unused_hwio-GS.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c017 regs_save
00:c017 regs_save.f
00:c018 regs_save.a
00:c019 regs_save.c
00:c01a regs_save.b
00:c01b regs_save.e
00:c01c regs_save.d
00:c01d regs_save.l
00:c01e regs_save.h
00:c01f regs_flags
00:c020 regs_assert
00:c020 regs_assert.f
00:c021 regs_assert.a
00:c022 regs_assert.c
00:c023 regs_assert.b
00:c024 regs_assert.e
00:c025 regs_assert.d
00:c026 regs_assert.l
00:c027 regs_assert.h
00:c028 memdump_len
00:c029 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:0161 _test_data_0
00:0177 _finish_0
00:0187 _test_data_1
00:019d _finish_1
00:01ad _test_data_2
00:01c3 _finish_2
00:01d3 _test_data_3
00:01e9 _finish_3
00:01f9 _test_data_4
00:020f _finish_4
00:021f _test_data_5
00:0235 _finish_5
00:0245 _test_data_6
00:025b _finish_6
00:026b _test_data_7
00:0281 _finish_7
00:0291 _test_data_8
00:02a7 _finish_8
00:02b7 _test_data_9
00:02cd _finish_9
00:02dd _test_data_10
00:02f3 _finish_10
00:0303 _test_data_11
00:0319 _finish_11
00:0329 _test_data_12
00:033f _finish_12
00:034f _test_data_13
00:0365 _finish_13
00:0375 _test_data_14
00:038b _finish_14
00:039b _test_data_15
00:03b1 _finish_15
00:03c1 _test_data_16
00:03d7 _finish_16
00:03e7 _test_data_17
00:03fd _finish_17
00:040d _test_data_18
00:0423 _finish_18
00:0433 _test_data_19
00:0449 _finish_19
00:0459 _test_data_20
00:046f _finish_20
00:047f _test_data_21
00:0495 _finish_21
00:04a5 _test_data_22
00:04bb _finish_22
00:04cb _test_data_23
00:04e1 _finish_23
00:04f1 _test_data_24
00:0507 _finish_24
00:0517 _test_data_25
00:052d _finish_25
00:053d _test_data_26
00:0553 _finish_26
00:0563 _test_data_27
00:0579 _finish_27
00:0589 _test_data_28
00:059f _finish_28
00:05af _test_data_29
00:05c5 _finish_29
00:05d5 _test_data_30
00:05eb _finish_30
00:05fb _test_data_31
00:0611 _finish_31
00:0621 _test_data_32
00:0637 _finish_32
00:0647 _test_data_33
00:065d _finish_33
00:066d _test_data_34
00:0683 _finish_34
00:0693 _test_data_35
00:06a9 _finish_35
00:06b9 _test_data_36
00:06cf _finish_36
00:06df _test_data_37
00:06f5 _finish_37
00:0705 _test_data_38
00:071b _finish_38
00:072b _test_data_39
00:0741 _finish_39
00:0751 _test_data_40
00:0767 _finish_40
00:0777 _test_data_41
00:078d _finish_41
00:079d _test_data_42
00:07b3 _finish_42
00:07c3 _test_data_43
00:07d9 _finish_43
00:07e9 _test_data_44
00:07ff _finish_44
00:080f _test_data_45
00:0825 _finish_45
00:0835 _test_data_46
00:084b _finish_46
00:085b _test_data_47
00:0871 _finish_47
00:0881 _test_data_48
00:0897 _finish_48
00:08a7 _test_data_49
00:08bd _finish_49
00:08cd _test_data_50
00:08e3 _finish_50
00:08f3 _test_data_51
00:0909 _finish_51
00:0919 _test_data_52
00:092f _finish_52
00:093f _test_data_53
00:0955 _finish_53
00:0965 _test_data_54
00:097b _finish_54
00:098b _test_data_55
00:09a1 _finish_55
00:09b1 _test_data_56
00:09c7 _finish_56
00:09d7 _test_data_57
00:09ed _finish_57
00:09fd _test_data_58
00:0a13 _finish_58
00:0a23 _test_data_59
00:0a39 _finish_59
00:0a49 _test_data_60
00:0a5f _finish_60
00:0a6f _test_data_61
00:0a85 _finish_61
00:0a95 _test_data_62
00:0aab _finish_62
00:0abb _test_data_63
00:0ad1 _finish_63
00:0ae1 _test_data_64
00:0af7 _finish_64
00:0b07 _test_data_65
00:0b1d _finish_65
00:0b2d _test_data_66
00:0b43 _finish_66
00:0b53 _test_data_67
00:0b69 _finish_67
00:0b79 _test_data_68
00:0b8f _finish_68
00:0b9f _test_data_69
00:0bb5 _finish_69
00:0bc5 _test_data_70
00:0bdb _finish_70
00:0beb _test_data_71
00:0c01 _finish_71
00:0c11 _test_data_72
00:0c27 _finish_72
00:0c37 _test_data_73
00:0c4d _finish_73
00:0c5d _test_data_74
00:0c73 _finish_74
00:0c83 _test_data_75
00:0c99 _finish_75
00:0ca9 _test_data_76
00:0cbf _finish_76
00:0ccf _test_data_77
00:0ce5 _finish_77
00:0cf5 _test_data_78
00:0d0b _finish_78
00:0d1b _test_data_79
00:0d31 _finish_79
00:0d41 _test_data_80
00:0d57 _finish_80
00:0d67 _test_data_81
00:0d7d _finish_81
00:0d8d _test_data_82
00:0da3 _finish_82
00:0db3 _test_data_83
00:0dc9 _finish_83
00:0dd9 _test_data_84
00:0def _finish_84
00:0dff _test_data_85
00:0e15 _finish_85
00:0e25 _test_data_86
00:0e3b _finish_86
00:0e4b _test_data_87
00:0e61 _finish_87
00:0e71 _test_data_88
00:0e87 _finish_88
00:0e97 _test_data_89
00:0ead _finish_89
00:0ebd _test_data_90
00:0ed3 _finish_90
00:0ee3 _test_data_91
00:0ef9 _finish_91
00:0f09 _test_data_92
00:0f1f _finish_92
00:0f2f _test_data_93
00:0f45 _finish_93
00:0f55 _test_data_94
00:0f6b _finish_94
00:0f7b _test_data_95
00:0f91 _finish_95
00:0fa1 _test_data_96
00:0fb7 _finish_96
00:0fc7 _test_data_97
00:0fdd _finish_97
00:0fed _test_data_98
00:1003 _finish_98
00:1013 _test_data_99
00:1029 _finish_99
00:1039 _test_data_100
00:104f _finish_100
00:105f _test_data_101
00:1075 _finish_101
00:1085 _test_data_102
00:109b _finish_102
00:10ab _test_data_103
00:10c1 _finish_103
00:10d1 _test_data_104
00:10e7 _finish_104
00:10f7 _test_data_105
00:110d _finish_105
00:111d _test_data_106
00:1133 _finish_106
00:1143 _test_data_107
00:1159 _finish_107
00:1169 _test_data_108
00:117f _finish_108
00:118f _test_data_109
00:11a5 _finish_109
00:11b5 _test_data_110
00:11cb _finish_110
00:11db _test_data_111
00:11f1 _finish_111
00:1201 _test_data_112
00:1217 _finish_112
00:1227 _test_data_113
00:123d _finish_113
00:124d _test_data_114
00:1263 _finish_114
00:1273 _test_data_115
00:1289 _finish_115
00:1299 _test_data_116
00:12af _finish_116
00:12bf _test_data_117
00:12d5 _finish_117
00:12e5 _test_data_118
00:12fb _finish_118
00:130b _test_data_119
00:1321 _finish_119
00:1331 _test_data_120
00:1347 _finish_120
00:1357 _test_data_121
00:136d _finish_121
00:137d _test_data_122
00:1393 _finish_122
00:13a3 _test_data_123
00:13b9 _finish_123
00:13c9 _test_data_124
00:13df _finish_124
00:13ef _test_data_125
00:1405 _finish_125
00:1415 _test_data_126
00:142b _finish_126
00:143b _test_data_127
00:1451 _finish_127
00:1461 _test_data_128
00:1477 _finish_128
00:1487 _test_data_129
00:149d _finish_129
00:14ad _test_data_130
00:14c3 _finish_130
00:14d3 _test_data_131
00:14e9 _finish_131
00:14f9 _test_data_132
00:150f _finish_132
00:151f _test_data_133
00:1535 _finish_133
00:1545 _test_data_134
00:155b _finish_134
00:156b _test_data_135
00:1581 _finish_135
00:1591 _test_data_136
00:15a7 _finish_136
00:15b7 _test_data_137
00:15cd _finish_137
00:15dd _test_data_138
00:15f3 _finish_138
00:1603 _test_data_139
00:1619 _finish_139
00:1629 _test_data_140
00:163f _finish_140
00:164f _test_data_141
00:1665 _finish_141
00:1675 _test_data_142
00:168b _finish_142
00:169b _test_data_143
00:16b1 _finish_143
00:16c1 _test_data_144
00:16d7 _finish_144
00:16e7 _test_data_145
00:16fd _finish_145
00:170d _test_data_146
00:1723 _finish_146
00:1733 _test_data_147
00:1749 _finish_147
00:1759 _test_data_148
00:176f _finish_148
00:177f _test_data_149
00:1795 _finish_149
00:17a5 _test_data_150
00:17bb _finish_150
00:17cb _test_data_151
00:17e1 _finish_151
00:17f1 _test_data_152
00:1807 _finish_152
00:1817 _test_data_153
00:182d _finish_153
00:1841 _wait_ly_4
00:1847 _wait_ly_5
00:185d _print_results_halt_1
00:1860 _test_ok_cb_0
00:1868 _print_sl_data55
00:1870 _print_sl_out55
00:1873 run_testcase
00:189e _wait_ly_6
00:18a4 _wait_ly_7
00:18ba _print_results_halt_2
00:18bd test_failure_cb
00:18c5 _print_sl_data56
00:18d1 _print_sl_out56
00:18df _print_sl_data57
00:18e3 _print_sl_out57
00:18f1 _print_sl_data58
00:1901 _print_sl_out58
00:190f _print_sl_data59
00:191c _print_sl_out59
00:192d _print_sl_data60
00:193a _print_sl_out60
00:194b _print_sl_data61
00:1958 _print_sl_out61
00:195e fetch_test_data
00:1978 print_got
00:198a _print_zero
00:198e _print_one
00:1990 _print_bit
00:1999 _skip
00:199a _next
00:c000 test_addr
00:c002 test_got
00:c003 test_reg
00:c004 test_mask
00:c005 test_str_write
00:c00e test_str_expect

BIN
cinema/gb/mooneye-gb/acceptance/boot_hwio-S/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 518 B

1
cinema/gb/mooneye-gb/acceptance/boot_hwio-S/manifest.yml Normal file
View File

@ -0,0 +1 @@
config: {gb.model: SGB}

BIN
cinema/gb/mooneye-gb/acceptance/boot_hwio-S/test.gb Normal file
View File

Binary file not shown.

212
cinema/gb/mooneye-gb/acceptance/boot_hwio-S/test.sym Normal file
View File

@ -0,0 +1,212 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/boot_hwio-S.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:01e6 _wait_ly_4
00:01ec _wait_ly_5
00:0202 _print_results_halt_1
00:0205 _test_ok_cb_0
00:020d _print_sl_data55
00:0215 _print_sl_out55
00:0218 mismatch
00:023b _wait_ly_6
00:0241 _wait_ly_7
00:0257 _print_results_halt_2
00:025a mismatch_cb
00:0262 _print_sl_data56
00:0270 _print_sl_out56
00:028a _print_sl_data57
00:0294 _print_sl_out57
00:02a5 _print_sl_data58
00:02af _print_sl_out58
00:02b8 hwio_data
00:c014 mismatch_addr
00:c016 mismatch_data
00:c017 mismatch_mem

BIN
cinema/gb/mooneye-gb/acceptance/boot_hwio-dmg0/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 518 B

1
cinema/gb/mooneye-gb/acceptance/boot_hwio-dmg0/manifest.yml Normal file
View File

@ -0,0 +1 @@
fail: true

BIN
cinema/gb/mooneye-gb/acceptance/boot_hwio-dmg0/test.gb Normal file
View File

Binary file not shown.

212
cinema/gb/mooneye-gb/acceptance/boot_hwio-dmg0/test.sym Normal file
View File

@ -0,0 +1,212 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/boot_hwio-dmg0.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:01e6 _wait_ly_4
00:01ec _wait_ly_5
00:0202 _print_results_halt_1
00:0205 _test_ok_cb_0
00:020d _print_sl_data55
00:0215 _print_sl_out55
00:0218 mismatch
00:023b _wait_ly_6
00:0241 _wait_ly_7
00:0257 _print_results_halt_2
00:025a mismatch_cb
00:0262 _print_sl_data56
00:0270 _print_sl_out56
00:028a _print_sl_data57
00:0294 _print_sl_out57
00:02a5 _print_sl_data58
00:02af _print_sl_out58
00:02b8 hwio_data
00:c014 mismatch_addr
00:c016 mismatch_data
00:c017 mismatch_mem

BIN
cinema/gb/mooneye-gb/acceptance/boot_hwio-dmgABCXmgb/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 518 B

BIN
cinema/gb/mooneye-gb/acceptance/boot_hwio-dmgABCXmgb/test.gb Normal file
View File

Binary file not shown.

0
cinema/gb/mooneye-gb/acceptance/boot_hwio-dmgABCXmgb/test.sav Normal file
View File

212
cinema/gb/mooneye-gb/acceptance/boot_hwio-dmgABCXmgb/test.sym Normal file
View File

@ -0,0 +1,212 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/boot_hwio-dmgABCXmgb.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:01e6 _wait_ly_4
00:01ec _wait_ly_5
00:0202 _print_results_halt_1
00:0205 _test_ok_cb_0
00:020d _print_sl_data55
00:0215 _print_sl_out55
00:0218 mismatch
00:023b _wait_ly_6
00:0241 _wait_ly_7
00:0257 _print_results_halt_2
00:025a mismatch_cb
00:0262 _print_sl_data56
00:0270 _print_sl_out56
00:028a _print_sl_data57
00:0294 _print_sl_out57
00:02a5 _print_sl_data58
00:02af _print_sl_out58
00:02b8 hwio_data
00:c014 mismatch_addr
00:c016 mismatch_data
00:c017 mismatch_mem

BIN
cinema/gb/mooneye-gb/acceptance/boot_regs-dmg/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 1.3 KiB

BIN
cinema/gb/mooneye-gb/acceptance/boot_regs-dmg/test.gb Normal file
View File

Binary file not shown.

198
cinema/gb/mooneye-gb/acceptance/boot_regs-dmg/test.sym Normal file
View File

@ -0,0 +1,198 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/jeffrey/Scratch/mooneye-gb/tests/build/acceptance/boot_regs-dmg.gb".
[labels]
0001:4bf2 print_load_font
0001:4bff print_string
0001:4c09 print_a
0001:4c13 print_newline
0001:4c1e print_digit
0001:4c2b print_regs
0001:4c34 _print_sl_data0
0001:4c3a _print_sl_out0
0001:4c47 _print_sl_data1
0001:4c4d _print_sl_out1
0001:4c5f _print_sl_data2
0001:4c65 _print_sl_out2
0001:4c72 _print_sl_data3
0001:4c78 _print_sl_out3
0001:4c8a _print_sl_data4
0001:4c90 _print_sl_out4
0001:4c9d _print_sl_data5
0001:4ca3 _print_sl_out5
0001:4cb5 _print_sl_data6
0001:4cbb _print_sl_out6
0001:4cc8 _print_sl_data7
0001:4cce _print_sl_out7
0001:4000 font
0000:c000 regs_save
0000:c000 regs_save.f
0000:c001 regs_save.a
0000:c002 regs_save.c
0000:c003 regs_save.b
0000:c004 regs_save.e
0000:c005 regs_save.d
0000:c006 regs_save.l
0000:c007 regs_save.h
0000:c008 regs_flags
0000:c009 regs_assert
0000:c009 regs_assert.f
0000:c00a regs_assert.a
0000:c00b regs_assert.c
0000:c00c regs_assert.b
0000:c00d regs_assert.e
0000:c00e regs_assert.d
0000:c00f regs_assert.l
0000:c010 regs_assert.h
0000:c011 memdump_len
0000:c012 memdump_addr
0001:47f0 memcpy
0001:47f9 memset
0001:4802 clear_vram
0001:480d reset_screen
0001:481a process_results
0001:481f _wait_ly_0
0001:4825 _wait_ly_1
0001:4841 _wait_ly_2
0001:4847 _wait_ly_3
0001:4860 _process_results_cb
0001:486b _print_sl_data8
0001:4875 _print_sl_out8
0001:488f _print_sl_data9
0001:489a _print_sl_out9
0001:48b2 _print_sl_data10
0001:48be _print_sl_out10
0001:48bf dump_mem
0001:48cf _wait_ly_4
0001:48d5 _wait_ly_5
0001:48f1 _dump_mem_line
0001:491b _check_asserts
0001:4929 _print_sl_data11
0001:492c _print_sl_out11
0001:4938 _print_sl_data12
0001:493a _print_sl_out12
0001:4942 _print_sl_data13
0001:4945 _print_sl_out13
0001:494f __check_assert_fail0
0001:495a _print_sl_data14
0001:495d _print_sl_out14
0001:4960 __check_assert_ok0
0001:4968 _print_sl_data15
0001:496d _print_sl_out15
0001:496f __check_assert_skip0
0001:4977 _print_sl_data16
0001:497f _print_sl_out16
0001:497f __check_assert_out0
0001:498b _print_sl_data17
0001:498d _print_sl_out17
0001:4995 _print_sl_data18
0001:4998 _print_sl_out18
0001:49a2 __check_assert_fail1
0001:49ad _print_sl_data19
0001:49b0 _print_sl_out19
0001:49b3 __check_assert_ok1
0001:49bb _print_sl_data20
0001:49c0 _print_sl_out20
0001:49c2 __check_assert_skip1
0001:49ca _print_sl_data21
0001:49d2 _print_sl_out21
0001:49d2 __check_assert_out1
0001:49dd _print_sl_data22
0001:49e0 _print_sl_out22
0001:49ec _print_sl_data23
0001:49ee _print_sl_out23
0001:49f6 _print_sl_data24
0001:49f9 _print_sl_out24
0001:4a03 __check_assert_fail2
0001:4a0e _print_sl_data25
0001:4a11 _print_sl_out25
0001:4a14 __check_assert_ok2
0001:4a1c _print_sl_data26
0001:4a21 _print_sl_out26
0001:4a23 __check_assert_skip2
0001:4a2b _print_sl_data27
0001:4a33 _print_sl_out27
0001:4a33 __check_assert_out2
0001:4a3f _print_sl_data28
0001:4a41 _print_sl_out28
0001:4a49 _print_sl_data29
0001:4a4c _print_sl_out29
0001:4a56 __check_assert_fail3
0001:4a61 _print_sl_data30
0001:4a64 _print_sl_out30
0001:4a67 __check_assert_ok3
0001:4a6f _print_sl_data31
0001:4a74 _print_sl_out31
0001:4a76 __check_assert_skip3
0001:4a7e _print_sl_data32
0001:4a86 _print_sl_out32
0001:4a86 __check_assert_out3
0001:4a91 _print_sl_data33
0001:4a94 _print_sl_out33
0001:4aa0 _print_sl_data34
0001:4aa2 _print_sl_out34
0001:4aaa _print_sl_data35
0001:4aad _print_sl_out35
0001:4ab7 __check_assert_fail4
0001:4ac2 _print_sl_data36
0001:4ac5 _print_sl_out36
0001:4ac8 __check_assert_ok4
0001:4ad0 _print_sl_data37
0001:4ad5 _print_sl_out37
0001:4ad7 __check_assert_skip4
0001:4adf _print_sl_data38
0001:4ae7 _print_sl_out38
0001:4ae7 __check_assert_out4
0001:4af3 _print_sl_data39
0001:4af5 _print_sl_out39
0001:4afd _print_sl_data40
0001:4b00 _print_sl_out40
0001:4b0a __check_assert_fail5
0001:4b15 _print_sl_data41
0001:4b18 _print_sl_out41
0001:4b1b __check_assert_ok5
0001:4b23 _print_sl_data42
0001:4b28 _print_sl_out42
0001:4b2a __check_assert_skip5
0001:4b32 _print_sl_data43
0001:4b3a _print_sl_out43
0001:4b3a __check_assert_out5
0001:4b45 _print_sl_data44
0001:4b48 _print_sl_out44
0001:4b54 _print_sl_data45
0001:4b56 _print_sl_out45
0001:4b5e _print_sl_data46
0001:4b61 _print_sl_out46
0001:4b6b __check_assert_fail6
0001:4b76 _print_sl_data47
0001:4b79 _print_sl_out47
0001:4b7c __check_assert_ok6
0001:4b84 _print_sl_data48
0001:4b89 _print_sl_out48
0001:4b8b __check_assert_skip6
0001:4b93 _print_sl_data49
0001:4b9b _print_sl_out49
0001:4b9b __check_assert_out6
0001:4ba7 _print_sl_data50
0001:4ba9 _print_sl_out50
0001:4bb1 _print_sl_data51
0001:4bb4 _print_sl_out51
0001:4bbe __check_assert_fail7
0001:4bc9 _print_sl_data52
0001:4bcc _print_sl_out52
0001:4bcf __check_assert_ok7
0001:4bd7 _print_sl_data53
0001:4bdc _print_sl_out53
0001:4bde __check_assert_skip7
0001:4be6 _print_sl_data54
0001:4bee _print_sl_out54
0001:4bee __check_assert_out7
0000:01d2 invalid_sp
0000:01d7 _wait_ly_6
0000:01dd _wait_ly_7
0000:01f9 _wait_ly_8
0000:01ff _wait_ly_9
0000:0218 _test_failure_cb_0
0000:0220 _print_sl_data55
0000:0231 _print_sl_out55
0000:c014 sp_save

BIN
cinema/gb/mooneye-gb/acceptance/boot_regs-dmg0/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 1.3 KiB

1
cinema/gb/mooneye-gb/acceptance/boot_regs-dmg0/manifest.yml Normal file
View File

@ -0,0 +1 @@
fail: true

BIN
cinema/gb/mooneye-gb/acceptance/boot_regs-dmg0/test.gb Normal file
View File

Binary file not shown.

199
cinema/gb/mooneye-gb/acceptance/boot_regs-dmg0/test.sym Normal file
View File

@ -0,0 +1,199 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/boot_regs-dmg0.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:01d2 invalid_sp
00:01e6 _wait_ly_4
00:01ec _wait_ly_5
00:0202 _print_results_halt_1
00:0205 _test_failure_cb_0
00:020d _print_sl_data55
00:021e _print_sl_out55
00:c014 sp_save

BIN
cinema/gb/mooneye-gb/acceptance/boot_regs-dmgABCX/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 1.3 KiB

BIN
cinema/gb/mooneye-gb/acceptance/boot_regs-dmgABCX/test.gb Normal file
View File

Binary file not shown.

199
cinema/gb/mooneye-gb/acceptance/boot_regs-dmgABCX/test.sym Normal file
View File

@ -0,0 +1,199 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/boot_regs-dmgABCX.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:01d2 invalid_sp
00:01e6 _wait_ly_4
00:01ec _wait_ly_5
00:0202 _print_results_halt_1
00:0205 _test_failure_cb_0
00:020d _print_sl_data55
00:021e _print_sl_out55
00:c014 sp_save

BIN
cinema/gb/mooneye-gb/acceptance/boot_regs-mgb/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 1.3 KiB

1
cinema/gb/mooneye-gb/acceptance/boot_regs-mgb/manifest.yml Normal file
View File

@ -0,0 +1 @@
config: {gb.model: MGB}

BIN
cinema/gb/mooneye-gb/acceptance/boot_regs-mgb/test.gb Normal file
View File

Binary file not shown.

199
cinema/gb/mooneye-gb/acceptance/boot_regs-mgb/test.sym Normal file
View File

@ -0,0 +1,199 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/boot_regs-mgb.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:01d2 invalid_sp
00:01e6 _wait_ly_4
00:01ec _wait_ly_5
00:0202 _print_results_halt_1
00:0205 _test_failure_cb_0
00:020d _print_sl_data55
00:021e _print_sl_out55
00:c014 sp_save

BIN
cinema/gb/mooneye-gb/acceptance/boot_regs-sgb/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 1.3 KiB

1
cinema/gb/mooneye-gb/acceptance/boot_regs-sgb/manifest.yml Normal file
View File

@ -0,0 +1 @@
config: {gb.model: SGB}

BIN
cinema/gb/mooneye-gb/acceptance/boot_regs-sgb/test.gb Normal file
View File

Binary file not shown.

199
cinema/gb/mooneye-gb/acceptance/boot_regs-sgb/test.sym Normal file
View File

@ -0,0 +1,199 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/boot_regs-sgb.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:01d2 invalid_sp
00:01e6 _wait_ly_4
00:01ec _wait_ly_5
00:0202 _print_results_halt_1
00:0205 _test_failure_cb_0
00:020d _print_sl_data55
00:021e _print_sl_out55
00:c014 sp_save

BIN
cinema/gb/mooneye-gb/acceptance/boot_regs-sgb2/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 1.3 KiB

1
cinema/gb/mooneye-gb/acceptance/boot_regs-sgb2/manifest.yml Normal file
View File

@ -0,0 +1 @@
config: {gb.model: SGB2}

BIN
cinema/gb/mooneye-gb/acceptance/boot_regs-sgb2/test.gb Normal file
View File

Binary file not shown.

199
cinema/gb/mooneye-gb/acceptance/boot_regs-sgb2/test.sym Normal file
View File

@ -0,0 +1,199 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/boot_regs-sgb2.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:01d2 invalid_sp
00:01e6 _wait_ly_4
00:01ec _wait_ly_5
00:0202 _print_results_halt_1
00:0205 _test_failure_cb_0
00:020d _print_sl_data55
00:021e _print_sl_out55
00:c014 sp_save

BIN
cinema/gb/mooneye-gb/acceptance/call_cc_timing/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 518 B

BIN
cinema/gb/mooneye-gb/acceptance/call_cc_timing/test.gb Normal file
View File

Binary file not shown.

223
cinema/gb/mooneye-gb/acceptance/call_cc_timing/test.sym Normal file
View File

@ -0,0 +1,223 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/call_cc_timing.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:0151 _wait_ly_4
00:0157 _wait_ly_5
00:0184 test_finish
00:0198 _wait_ly_6
00:019e _wait_ly_7
00:01b4 _print_results_halt_1
00:01b7 _test_ok_cb_0
00:01bf _print_sl_data55
00:01c7 _print_sl_out55
00:01ca wram_test
00:01cd fail_round1
00:01e1 _wait_ly_8
00:01e7 _wait_ly_9
00:01fd _print_results_halt_2
00:0200 _test_failure_cb_0
00:0208 _print_sl_data56
00:0216 _print_sl_out56
00:0219 fail_round2
00:022d _wait_ly_10
00:0233 _wait_ly_11
00:0249 _print_results_halt_3
00:024c _test_failure_cb_1
00:0254 _print_sl_data57
00:0262 _print_sl_out57
00:1f80 hiram_test
00:1f87 _wait_ly_12
00:1f8d _wait_ly_13
00:1fa1 test_round2
00:1fa8 _wait_ly_14
00:1fae _wait_ly_15
00:1fca finish_round1
00:1ada finish_round2

BIN
cinema/gb/mooneye-gb/acceptance/call_cc_timing2/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 1.2 KiB

BIN
cinema/gb/mooneye-gb/acceptance/call_cc_timing2/test.gb Normal file
View File

Binary file not shown.

204
cinema/gb/mooneye-gb/acceptance/call_cc_timing2/test.sym Normal file
View File

@ -0,0 +1,204 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/call_cc_timing2.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:0151 _wait_ly_4
00:0157 _wait_ly_5
00:0177 test_finish
00:01cf hiram_test
00:01d2 _wait_ly_6
00:01d8 _wait_ly_7
00:01ec finish_round1
00:01ed _wait_ly_8
00:01f3 _wait_ly_9
00:0208 finish_round2
00:0209 _wait_ly_10
00:020f _wait_ly_11
00:0225 finish_round3

BIN
cinema/gb/mooneye-gb/acceptance/call_timing/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 518 B

BIN
cinema/gb/mooneye-gb/acceptance/call_timing/test.gb Normal file
View File

Binary file not shown.

223
cinema/gb/mooneye-gb/acceptance/call_timing/test.sym Normal file
View File

@ -0,0 +1,223 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/call_timing.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:0151 _wait_ly_4
00:0157 _wait_ly_5
00:0184 test_finish
00:0198 _wait_ly_6
00:019e _wait_ly_7
00:01b4 _print_results_halt_1
00:01b7 _test_ok_cb_0
00:01bf _print_sl_data55
00:01c7 _print_sl_out55
00:01ca wram_test
00:01cd fail_round1
00:01e1 _wait_ly_8
00:01e7 _wait_ly_9
00:01fd _print_results_halt_2
00:0200 _test_failure_cb_0
00:0208 _print_sl_data56
00:0216 _print_sl_out56
00:0219 fail_round2
00:022d _wait_ly_10
00:0233 _wait_ly_11
00:0249 _print_results_halt_3
00:024c _test_failure_cb_1
00:0254 _print_sl_data57
00:0262 _print_sl_out57
00:1f80 hiram_test
00:1f87 _wait_ly_12
00:1f8d _wait_ly_13
00:1fa1 test_round2
00:1fa8 _wait_ly_14
00:1fae _wait_ly_15
00:1fca finish_round1
00:1ada finish_round2

BIN
cinema/gb/mooneye-gb/acceptance/call_timing2/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 1.2 KiB

BIN
cinema/gb/mooneye-gb/acceptance/call_timing2/test.gb Normal file
View File

Binary file not shown.

204
cinema/gb/mooneye-gb/acceptance/call_timing2/test.sym Normal file
View File

@ -0,0 +1,204 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/call_timing2.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:0151 _wait_ly_4
00:0157 _wait_ly_5
00:0177 test_finish
00:01cf hiram_test
00:01d2 _wait_ly_6
00:01d8 _wait_ly_7
00:01ec finish_round1
00:01ed _wait_ly_8
00:01f3 _wait_ly_9
00:0208 finish_round2
00:0209 _wait_ly_10
00:020f _wait_ly_11
00:0225 finish_round3

BIN
cinema/gb/mooneye-gb/acceptance/di_timing-GS/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 518 B

BIN
cinema/gb/mooneye-gb/acceptance/di_timing-GS/test.gb Normal file
View File

Binary file not shown.

228
cinema/gb/mooneye-gb/acceptance/di_timing-GS/test.sym Normal file
View File

@ -0,0 +1,228 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/di_timing-GS.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:0158 _wait_ly_4
00:015e _wait_ly_5
00:016d test_round1
00:0177 _delay_long_time_0
00:0186 finish_round1
00:0189 _wait_ly_6
00:018f _wait_ly_7
00:019e test_round2
00:01a8 _delay_long_time_1
00:01b4 test_finish
00:01c8 _wait_ly_8
00:01ce _wait_ly_9
00:01e4 _print_results_halt_1
00:01e7 _test_ok_cb_0
00:01ef _print_sl_data55
00:01f7 _print_sl_out55
00:01fa fail_halt
00:020e _wait_ly_10
00:0214 _wait_ly_11
00:022a _print_results_halt_2
00:022d _test_failure_cb_0
00:0235 _print_sl_data56
00:0240 _print_sl_out56
00:0243 fail_round1
00:0257 _wait_ly_12
00:025d _wait_ly_13
00:0273 _print_results_halt_3
00:0276 _test_failure_cb_1
00:027e _print_sl_data57
00:028c _print_sl_out57
00:028f fail_round2
00:02a3 _wait_ly_14
00:02a9 _wait_ly_15
00:02bf _print_results_halt_4
00:02c2 _test_failure_cb_2
00:02ca _print_sl_data58
00:02d8 _print_sl_out58

BIN
cinema/gb/mooneye-gb/acceptance/div_timing/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 1.2 KiB

BIN
cinema/gb/mooneye-gb/acceptance/div_timing/test.gb Normal file
View File

Binary file not shown.

192
cinema/gb/mooneye-gb/acceptance/div_timing/test.sym Normal file
View File

@ -0,0 +1,192 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/div_timing.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:0232 test_finish

BIN
cinema/gb/mooneye-gb/acceptance/ei_timing/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 1.2 KiB

BIN
cinema/gb/mooneye-gb/acceptance/ei_timing/test.gb Normal file
View File

Binary file not shown.

192
cinema/gb/mooneye-gb/acceptance/ei_timing/test.sym Normal file
View File

@ -0,0 +1,192 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/ei_timing.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:0160 test_finish

BIN
cinema/gb/mooneye-gb/acceptance/gpu/hblank_ly_scx_timing-GS/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 518 B

1
cinema/gb/mooneye-gb/acceptance/gpu/hblank_ly_scx_timing-GS/manifest.yml Normal file
View File

@ -0,0 +1 @@
fail: true

BIN
cinema/gb/mooneye-gb/acceptance/gpu/hblank_ly_scx_timing-GS/test.gb Normal file
View File

Binary file not shown.

219
cinema/gb/mooneye-gb/acceptance/gpu/hblank_ly_scx_timing-GS/test.sym Normal file
View File

@ -0,0 +1,219 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/gpu/hblank_ly_scx_timing-GS.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:0151 _wait_ly_4
00:0157 _wait_ly_5
00:03a2 _wait_ly_6
00:03a8 _wait_ly_7
00:03be _print_results_halt_1
00:03c1 _test_ok_cb_0
00:03c9 _print_sl_data55
00:03d1 _print_sl_out55
00:03d4 test_fail
00:0404 _wait_ly_8
00:040a _wait_ly_9
00:0420 _print_results_halt_2
00:0423 _test_failure_dump_cb_0
00:042e _print_sl_data56
00:0438 _print_sl_out56
00:044c _print_sl_data57
00:0458 _print_sl_out57
00:045b standard_delay
00:0473 setup_and_wait
00:0473 _wait_ly_10
00:0479 _wait_ly_11
00:048d fail_halt
00:04a1 _wait_ly_12
00:04a7 _wait_ly_13
00:04bd _print_results_halt_3
00:04c0 _test_failure_cb_0
00:04c8 _print_sl_data58
00:04d3 _print_sl_out58

BIN
cinema/gb/mooneye-gb/acceptance/gpu/intr_1_2_timing-GS/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 1.2 KiB

BIN
cinema/gb/mooneye-gb/acceptance/gpu/intr_1_2_timing-GS/test.gb Normal file
View File

Binary file not shown.

203
cinema/gb/mooneye-gb/acceptance/gpu/intr_1_2_timing-GS/test.sym Normal file
View File

@ -0,0 +1,203 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/gpu/intr_1_2_timing-GS.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:0151 _wait_ly_4
00:0157 _wait_ly_5
00:01ab setup_and_wait_mode1
00:01ab _wait_ly_6
00:01be setup_and_wait_mode2
00:01cb fail_halt
00:01df _wait_ly_7
00:01e5 _wait_ly_8
00:01fb _print_results_halt_1
00:01fe _test_failure_cb_0
00:0206 _print_sl_data55
00:0211 _print_sl_out55

BIN
cinema/gb/mooneye-gb/acceptance/gpu/intr_2_0_timing/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 1.2 KiB

BIN
cinema/gb/mooneye-gb/acceptance/gpu/intr_2_0_timing/test.gb Normal file
View File

Binary file not shown.

203
cinema/gb/mooneye-gb/acceptance/gpu/intr_2_0_timing/test.sym Normal file
View File

@ -0,0 +1,203 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/gpu/intr_2_0_timing.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:0151 _wait_ly_4
00:0157 _wait_ly_5
00:01a9 setup_and_wait_mode2
00:01a9 _wait_ly_6
00:01cc setup_and_wait_mode0
00:01d9 fail_halt
00:01ed _wait_ly_7
00:01f3 _wait_ly_8
00:0209 _print_results_halt_1
00:020c _test_failure_cb_0
00:0214 _print_sl_data55
00:021f _print_sl_out55

BIN
cinema/gb/mooneye-gb/acceptance/gpu/intr_2_mode0_timing/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 1.2 KiB

BIN
cinema/gb/mooneye-gb/acceptance/gpu/intr_2_mode0_timing/test.gb Normal file
View File

Binary file not shown.

202
cinema/gb/mooneye-gb/acceptance/gpu/intr_2_mode0_timing/test.sym Normal file
View File

@ -0,0 +1,202 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/gpu/intr_2_mode0_timing.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:0151 _wait_ly_4
00:0157 _wait_ly_5
00:0207 setup_and_wait_mode2
00:0207 _wait_ly_6
00:022a fail_halt
00:023e _wait_ly_7
00:0244 _wait_ly_8
00:025a _print_results_halt_1
00:025d _test_failure_cb_0
00:0265 _print_sl_data55
00:0270 _print_sl_out55

BIN
cinema/gb/mooneye-gb/acceptance/gpu/intr_2_mode0_timing_sprites/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 627 B

BIN
cinema/gb/mooneye-gb/acceptance/gpu/intr_2_mode0_timing_sprites/test.gb Normal file
View File

Binary file not shown.

437
cinema/gb/mooneye-gb/acceptance/gpu/intr_2_mode0_timing_sprites/test.sym Normal file
View File

@ -0,0 +1,437 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/gpu/intr_2_mode0_timing_sprites.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c0c2 regs_save
00:c0c2 regs_save.f
00:c0c3 regs_save.a
00:c0c4 regs_save.c
00:c0c5 regs_save.b
00:c0c6 regs_save.e
00:c0c7 regs_save.d
00:c0c8 regs_save.l
00:c0c9 regs_save.h
00:c0ca regs_flags
00:c0cb regs_assert
00:c0cb regs_assert.f
00:c0cc regs_assert.a
00:c0cd regs_assert.c
00:c0ce regs_assert.b
00:c0cf regs_assert.e
00:c0d0 regs_assert.d
00:c0d1 regs_assert.l
00:c0d2 regs_assert.h
00:c0d3 memdump_len
00:c0d4 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:0174 _testcase_data_0
00:0176 _testcase_end_0
00:0187 _testcase_data_1
00:018a _testcase_end_1
00:019b _testcase_data_2
00:019f _testcase_end_2
00:01b0 _testcase_data_3
00:01b5 _testcase_end_3
00:01c6 _testcase_data_4
00:01cc _testcase_end_4
00:01dd _testcase_data_5
00:01e4 _testcase_end_5
00:01f5 _testcase_data_6
00:01fd _testcase_end_6
00:020e _testcase_data_7
00:0217 _testcase_end_7
00:0228 _testcase_data_8
00:0232 _testcase_end_8
00:0243 _testcase_data_9
00:024e _testcase_end_9
00:025f _testcase_data_10
00:026a _testcase_end_10
00:027b _testcase_data_11
00:0286 _testcase_end_11
00:0297 _testcase_data_12
00:02a2 _testcase_end_12
00:02b3 _testcase_data_13
00:02be _testcase_end_13
00:02cf _testcase_data_14
00:02da _testcase_end_14
00:02eb _testcase_data_15
00:02f6 _testcase_end_15
00:0307 _testcase_data_16
00:0312 _testcase_end_16
00:0323 _testcase_data_17
00:032e _testcase_end_17
00:033f _testcase_data_18
00:034a _testcase_end_18
00:035b _testcase_data_19
00:0366 _testcase_end_19
00:0377 _testcase_data_20
00:0382 _testcase_end_20
00:0393 _testcase_data_21
00:039e _testcase_end_21
00:03af _testcase_data_22
00:03ba _testcase_end_22
00:03cb _testcase_data_23
00:03d6 _testcase_end_23
00:03e7 _testcase_data_24
00:03f2 _testcase_end_24
00:0403 _testcase_data_25
00:040e _testcase_end_25
00:041f _testcase_data_26
00:042a _testcase_end_26
00:043b _testcase_data_27
00:0446 _testcase_end_27
00:0457 _testcase_data_28
00:0462 _testcase_end_28
00:0473 _testcase_data_29
00:047e _testcase_end_29
00:048f _testcase_data_30
00:049a _testcase_end_30
00:04ab _testcase_data_31
00:04b6 _testcase_end_31
00:04c7 _testcase_data_32
00:04d2 _testcase_end_32
00:04e3 _testcase_data_33
00:04ee _testcase_end_33
00:04ff _testcase_data_34
00:050a _testcase_end_34
00:051b _testcase_data_35
00:0526 _testcase_end_35
00:0537 _testcase_data_36
00:0542 _testcase_end_36
00:0553 _testcase_data_37
00:055e _testcase_end_37
00:056f _testcase_data_38
00:057a _testcase_end_38
00:058b _testcase_data_39
00:0596 _testcase_end_39
00:05a7 _testcase_data_40
00:05b2 _testcase_end_40
00:05c3 _testcase_data_41
00:05ce _testcase_end_41
00:05df _testcase_data_42
00:05ea _testcase_end_42
00:05fb _testcase_data_43
00:0606 _testcase_end_43
00:0617 _testcase_data_44
00:0622 _testcase_end_44
00:0633 _testcase_data_45
00:063e _testcase_end_45
00:064f _testcase_data_46
00:065a _testcase_end_46
00:066b _testcase_data_47
00:0676 _testcase_end_47
00:0687 _testcase_data_48
00:0692 _testcase_end_48
00:06a3 _testcase_data_49
00:06ae _testcase_end_49
00:06bf _testcase_data_50
00:06ca _testcase_end_50
00:06db _testcase_data_51
00:06e6 _testcase_end_51
00:06f7 _testcase_data_52
00:06f9 _testcase_end_52
00:070a _testcase_data_53
00:070c _testcase_end_53
00:071d _testcase_data_54
00:071f _testcase_end_54
00:0730 _testcase_data_55
00:0732 _testcase_end_55
00:0743 _testcase_data_56
00:0745 _testcase_end_56
00:0756 _testcase_data_57
00:0758 _testcase_end_57
00:0769 _testcase_data_58
00:076b _testcase_end_58
00:077c _testcase_data_59
00:077e _testcase_end_59
00:078f _testcase_data_60
00:0791 _testcase_end_60
00:07a2 _testcase_data_61
00:07a4 _testcase_end_61
00:07b5 _testcase_data_62
00:07b7 _testcase_end_62
00:07c8 _testcase_data_63
00:07ca _testcase_end_63
00:07db _testcase_data_64
00:07dd _testcase_end_64
00:07ee _testcase_data_65
00:07f0 _testcase_end_65
00:0801 _testcase_data_66
00:0803 _testcase_end_66
00:0814 _testcase_data_67
00:0816 _testcase_end_67
00:0827 _testcase_data_68
00:0829 _testcase_end_68
00:083a _testcase_data_69
00:083c _testcase_end_69
00:084d _testcase_data_70
00:084f _testcase_end_70
00:0860 _testcase_data_71
00:0862 _testcase_end_71
00:0873 _testcase_data_72
00:0875 _testcase_end_72
00:0886 _testcase_data_73
00:0888 _testcase_end_73
00:0899 _testcase_data_74
00:089b _testcase_end_74
00:08ac _testcase_data_75
00:08ae _testcase_end_75
00:08bf _testcase_data_76
00:08c1 _testcase_end_76
00:08d2 _testcase_data_77
00:08d4 _testcase_end_77
00:08e5 _testcase_data_78
00:08e8 _testcase_end_78
00:08f9 _testcase_data_79
00:08fc _testcase_end_79
00:090d _testcase_data_80
00:0910 _testcase_end_80
00:0921 _testcase_data_81
00:0924 _testcase_end_81
00:0935 _testcase_data_82
00:0938 _testcase_end_82
00:0949 _testcase_data_83
00:094c _testcase_end_83
00:095d _testcase_data_84
00:0960 _testcase_end_84
00:0971 _testcase_data_85
00:0974 _testcase_end_85
00:0985 _testcase_data_86
00:0988 _testcase_end_86
00:0999 _testcase_data_87
00:099c _testcase_end_87
00:09ad _testcase_data_88
00:09b0 _testcase_end_88
00:09c1 _testcase_data_89
00:09c4 _testcase_end_89
00:09d5 _testcase_data_90
00:09d8 _testcase_end_90
00:09e9 _testcase_data_91
00:09ec _testcase_end_91
00:09fd _testcase_data_92
00:0a00 _testcase_end_92
00:0a11 _testcase_data_93
00:0a14 _testcase_end_93
00:0a25 _testcase_data_94
00:0a28 _testcase_end_94
00:0a39 _testcase_data_95
00:0a44 _testcase_end_95
00:0a55 _testcase_data_96
00:0a60 _testcase_end_96
00:0a71 _testcase_data_97
00:0a7c _testcase_end_97
00:0a8d _testcase_data_98
00:0a98 _testcase_end_98
00:0aa9 _testcase_data_99
00:0ab4 _testcase_end_99
00:0ac5 _testcase_data_100
00:0ad0 _testcase_end_100
00:0ae1 _testcase_data_101
00:0aec _testcase_end_101
00:0afd _testcase_data_102
00:0b08 _testcase_end_102
00:0b19 _testcase_data_103
00:0b24 _testcase_end_103
00:0b35 _testcase_data_104
00:0b40 _testcase_end_104
00:0b54 _wait_ly_4
00:0b5a _wait_ly_5
00:0b70 _print_results_halt_1
00:0b73 _test_ok_cb_0
00:0b7b _print_sl_data55
00:0b83 _print_sl_out55
00:0b86 run_testcase
00:0b88 _wait_ly_6
00:0b8e _wait_ly_7
00:0bb9 testcase_round_a
00:0bc4 testcase_round_a_ret
00:0bd4 testcase_round_b
00:0bdf testcase_round_b_ret
00:0bf0 prepare_sprites
00:0c06 prepare_nop_area
00:0c0f setup_and_wait_mode2
00:0c0f _wait_ly_8
00:0c32 test_fail
00:0c46 _wait_ly_9
00:0c4c _wait_ly_10
00:0c62 _print_results_halt_2
00:0c65 _test_fail_cb
00:0c6d _print_sl_data56
00:0c74 _print_sl_out56
00:0c82 _print_sl_data57
00:0c8a _print_sl_out57
00:0c8d fail_halt
00:0ca1 _wait_ly_11
00:0ca7 _wait_ly_12
00:0cbd _print_results_halt_3
00:0cc0 _test_failure_cb_0
00:0cc8 _print_sl_data58
00:0cd3 _print_sl_out58
00:c000 testcase_id
00:c002 nop_area_a
00:c062 nop_area_b

BIN
cinema/gb/mooneye-gb/acceptance/gpu/intr_2_mode3_timing/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 1.2 KiB

BIN
cinema/gb/mooneye-gb/acceptance/gpu/intr_2_mode3_timing/test.gb Normal file
View File

Binary file not shown.

202
cinema/gb/mooneye-gb/acceptance/gpu/intr_2_mode3_timing/test.sym Normal file
View File

@ -0,0 +1,202 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/gpu/intr_2_mode3_timing.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:0151 _wait_ly_4
00:0157 _wait_ly_5
00:01b5 setup_and_wait_mode2
00:01b5 _wait_ly_6
00:01d8 fail_halt
00:01ec _wait_ly_7
00:01f2 _wait_ly_8
00:0208 _print_results_halt_1
00:020b _test_failure_cb_0
00:0213 _print_sl_data55
00:021e _print_sl_out55

BIN
cinema/gb/mooneye-gb/acceptance/gpu/intr_2_oam_ok_timing/baseline_0000.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 1.2 KiB

BIN
cinema/gb/mooneye-gb/acceptance/gpu/intr_2_oam_ok_timing/test.gb Normal file
View File

Binary file not shown.

202
cinema/gb/mooneye-gb/acceptance/gpu/intr_2_oam_ok_timing/test.sym Normal file
View File

@ -0,0 +1,202 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/gpu/intr_2_oam_ok_timing.gb".
[labels]
01:4bff print_load_font
01:4c0c print_string
01:4c16 print_a
01:4c20 print_newline
01:4c2b print_digit
01:4c38 print_regs
01:4c41 _print_sl_data0
01:4c47 _print_sl_out0
01:4c54 _print_sl_data1
01:4c5a _print_sl_out1
01:4c6c _print_sl_data2
01:4c72 _print_sl_out2
01:4c7f _print_sl_data3
01:4c85 _print_sl_out3
01:4c97 _print_sl_data4
01:4c9d _print_sl_out4
01:4caa _print_sl_data5
01:4cb0 _print_sl_out5
01:4cc2 _print_sl_data6
01:4cc8 _print_sl_out6
01:4cd5 _print_sl_data7
01:4cdb _print_sl_out7
01:4000 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:0151 _wait_ly_4
00:0157 _wait_ly_5
00:020a setup_and_wait_mode2
00:020a _wait_ly_6
00:022d fail_halt
00:0241 _wait_ly_7
00:0247 _wait_ly_8
00:025d _print_results_halt_1
00:0260 _test_failure_cb_0
00:0268 _print_sl_data55
00:0273 _print_sl_out55

1
cinema/gb/mooneye-gb/acceptance/gpu/lcdon_timing-dmgABCXmgbS/manifest.yml Normal file
View File

@ -0,0 +1 @@
fail: true

BIN
cinema/gb/mooneye-gb/acceptance/gpu/lcdon_timing-dmgABCXmgbS/test.gb Normal file
View File

Binary file not shown.

236
cinema/gb/mooneye-gb/acceptance/gpu/lcdon_timing-dmgABCXmgbS/test.sym Normal file
View File

@ -0,0 +1,236 @@
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/Users/vicki/Scratch/mooneye-gb/tests/build/acceptance/gpu/lcdon_timing-dmgABCXmgbS.gb".
[labels]
01:5087 print_load_font
01:5094 print_string
01:509e print_a
01:50a8 print_newline
01:50b3 print_digit
01:50c0 print_regs
01:50c9 _print_sl_data0
01:50cf _print_sl_out0
01:50dc _print_sl_data1
01:50e2 _print_sl_out1
01:50f4 _print_sl_data2
01:50fa _print_sl_out2
01:5107 _print_sl_data3
01:510d _print_sl_out3
01:511f _print_sl_data4
01:5125 _print_sl_out4
01:5132 _print_sl_data5
01:5138 _print_sl_out5
01:514a _print_sl_data6
01:5150 _print_sl_out6
01:515d _print_sl_data7
01:5163 _print_sl_out7
01:4000 font
00:c01d regs_save
00:c01d regs_save.f
00:c01e regs_save.a
00:c01f regs_save.c
00:c020 regs_save.b
00:c021 regs_save.e
00:c022 regs_save.d
00:c023 regs_save.l
00:c024 regs_save.h
00:c025 regs_flags
00:c026 regs_assert
00:c026 regs_assert.f
00:c027 regs_assert.a
00:c028 regs_assert.c
00:c029 regs_assert.b
00:c02a regs_assert.e
00:c02b regs_assert.d
00:c02c regs_assert.l
00:c02d regs_assert.h
00:c02e memdump_len
00:c02f memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4880 _process_results_cb
01:488b _print_sl_data8
01:4895 _print_sl_out8
01:48af _print_sl_data9
01:48ba _print_sl_out9
01:48d2 _print_sl_data10
01:48de _print_sl_out10
01:48df dump_mem
01:48fe _dump_mem_line
01:4928 _check_asserts
01:4936 _print_sl_data11
01:4939 _print_sl_out11
01:4945 _print_sl_data12
01:4947 _print_sl_out12
01:494f _print_sl_data13
01:4952 _print_sl_out13
01:495c __check_assert_fail0
01:4967 _print_sl_data14
01:496a _print_sl_out14
01:496d __check_assert_ok0
01:4975 _print_sl_data15
01:497a _print_sl_out15
01:497c __check_assert_skip0
01:4984 _print_sl_data16
01:498c _print_sl_out16
01:498c __check_assert_out0
01:4998 _print_sl_data17
01:499a _print_sl_out17
01:49a2 _print_sl_data18
01:49a5 _print_sl_out18
01:49af __check_assert_fail1
01:49ba _print_sl_data19
01:49bd _print_sl_out19
01:49c0 __check_assert_ok1
01:49c8 _print_sl_data20
01:49cd _print_sl_out20
01:49cf __check_assert_skip1
01:49d7 _print_sl_data21
01:49df _print_sl_out21
01:49df __check_assert_out1
01:49ea _print_sl_data22
01:49ed _print_sl_out22
01:49f9 _print_sl_data23
01:49fb _print_sl_out23
01:4a03 _print_sl_data24
01:4a06 _print_sl_out24
01:4a10 __check_assert_fail2
01:4a1b _print_sl_data25
01:4a1e _print_sl_out25
01:4a21 __check_assert_ok2
01:4a29 _print_sl_data26
01:4a2e _print_sl_out26
01:4a30 __check_assert_skip2
01:4a38 _print_sl_data27
01:4a40 _print_sl_out27
01:4a40 __check_assert_out2
01:4a4c _print_sl_data28
01:4a4e _print_sl_out28
01:4a56 _print_sl_data29
01:4a59 _print_sl_out29
01:4a63 __check_assert_fail3
01:4a6e _print_sl_data30
01:4a71 _print_sl_out30
01:4a74 __check_assert_ok3
01:4a7c _print_sl_data31
01:4a81 _print_sl_out31
01:4a83 __check_assert_skip3
01:4a8b _print_sl_data32
01:4a93 _print_sl_out32
01:4a93 __check_assert_out3
01:4a9e _print_sl_data33
01:4aa1 _print_sl_out33
01:4aad _print_sl_data34
01:4aaf _print_sl_out34
01:4ab7 _print_sl_data35
01:4aba _print_sl_out35
01:4ac4 __check_assert_fail4
01:4acf _print_sl_data36
01:4ad2 _print_sl_out36
01:4ad5 __check_assert_ok4
01:4add _print_sl_data37
01:4ae2 _print_sl_out37
01:4ae4 __check_assert_skip4
01:4aec _print_sl_data38
01:4af4 _print_sl_out38
01:4af4 __check_assert_out4
01:4b00 _print_sl_data39
01:4b02 _print_sl_out39
01:4b0a _print_sl_data40
01:4b0d _print_sl_out40
01:4b17 __check_assert_fail5
01:4b22 _print_sl_data41
01:4b25 _print_sl_out41
01:4b28 __check_assert_ok5
01:4b30 _print_sl_data42
01:4b35 _print_sl_out42
01:4b37 __check_assert_skip5
01:4b3f _print_sl_data43
01:4b47 _print_sl_out43
01:4b47 __check_assert_out5
01:4b52 _print_sl_data44
01:4b55 _print_sl_out44
01:4b61 _print_sl_data45
01:4b63 _print_sl_out45
01:4b6b _print_sl_data46
01:4b6e _print_sl_out46
01:4b78 __check_assert_fail6
01:4b83 _print_sl_data47
01:4b86 _print_sl_out47
01:4b89 __check_assert_ok6
01:4b91 _print_sl_data48
01:4b96 _print_sl_out48
01:4b98 __check_assert_skip6
01:4ba0 _print_sl_data49
01:4ba8 _print_sl_out49
01:4ba8 __check_assert_out6
01:4bb4 _print_sl_data50
01:4bb6 _print_sl_out50
01:4bbe _print_sl_data51
01:4bc1 _print_sl_out51
01:4bcb __check_assert_fail7
01:4bd6 _print_sl_data52
01:4bd9 _print_sl_out52
01:4bdc __check_assert_ok7
01:4be4 _print_sl_data53
01:4be9 _print_sl_out53
01:4beb __check_assert_skip7
01:4bf3 _print_sl_data54
01:4bfb _print_sl_out54
01:4bfb __check_assert_out7
00:015a test_ly
00:0166 test_stat_lyc0
00:0175 test_stat_lyc1
00:0185 test_oam_access
00:0191 test_vram_access
00:019d test_finish
00:01b1 _wait_ly_4
00:01b7 _wait_ly_5
00:01cd _print_results_halt_1
00:01d0 _test_ok_cb_0
00:01d8 _print_sl_data55
00:01e0 _print_sl_out55
01:4ed8 cycle_counts
01:4ef0 expect_ly
01:4f0b expect_stat_lyc0
01:4f2e expect_stat_lyc1
01:4f51 expect_oam_access
01:4f74 expect_vram_access
01:4f98 verify_results
01:4faf verify_fail
01:4fdd _wait_ly_6
01:4fe3 _wait_ly_7
01:4ff9 _print_results_halt_2
01:4ffc _verify_fail_cb
01:5004 _print_sl_data56
01:5012 _print_sl_out56
01:502e _print_sl_data57
01:503a _print_sl_out57
01:5055 _print_sl_data58
01:5061 _print_sl_out58
01:5072 _print_sl_data59
01:507e _print_sl_out59
00:c000 v_pass1_results
00:c008 v_pass2_results
00:c010 v_pass3_results
00:c018 v_fail_round
00:c019 v_fail_expect
00:c01a v_fail_actual
00:c01b v_fail_str
00:c01b v_fail_str_l
00:c01c v_fail_str_h
01:4bff test_passes
01:4bff test_pass1
01:4cf1 test_pass2
01:4de4 test_pass3

Some files were not shown because too many files have changed in this diff Show More