libretro/oberon-risc-emu
1
0
Fork 0
mirror of https://github.com/libretro/oberon-risc-emu.git synced 2024-12-04 15:06:26 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
Emulator for the Oberon RISC machine
8 Commits 1 Branch 1 Tag 808 KiB
C 83.1%
Python 6.1%
Modula-2 5.9%
Rust 3.7%
Makefile 1%
Other 0.2%
5f866df77c
Go to file
Peter De Wachter 5f866df77c Factor out register writes 
Register writes always affect the Z/N flags, even when a BL instruction writes
R15.
2014-03-17 23:14:06 +01:00
Makefile A quick test with clang 2014-03-15 22:48:19 +01:00
README.md Fix broken links 2014-03-16 14:42:10 +01:00
risc-boot.inc Oberon RISC emulator 2014-03-15 22:34:51 +01:00
risc-sd.c A quick test with clang 2014-03-15 22:48:19 +01:00
risc-sd.h Oberon RISC emulator 2014-03-15 22:34:51 +01:00
risc.c Factor out register writes 2014-03-17 23:14:06 +01:00
risc.h Oberon RISC emulator 2014-03-15 22:34:51 +01:00
sdl-main.c Fix SDL2 includes 2014-03-17 00:06:01 +01:00
sdl-ps2.c Fix SDL2 includes 2014-03-17 00:06:01 +01:00
sdl-ps2.h Oberon RISC emulator 2014-03-15 22:34:51 +01:00

README.md

Oberon RISC Emulator

This is an emulator for the Oberon RISC machine. For more information, see: http://www.inf.ethz.ch/personal/wirth/ and http://projectoberon.com/.

Requirements: a C99 compiler (e.g. GCC, clang) and SDL2.

A suitable disk image can be downloaded from http://projectoberon.com/ (in S3RISCinstall.zip).