mirror of
https://github.com/libretro/pcsx2.git
synced 2024-12-14 05:38:51 +00:00
pcsx2: move tlb info from warning to COP0_LOG
It will ease debug (pc is printed) and reduce noise for standard users.
This commit is contained in:
parent
c945aead54
commit
49d98a4429
@ -232,8 +232,9 @@ void MapTLB(int i)
|
||||
u32 mask, addr;
|
||||
u32 saddr, eaddr;
|
||||
|
||||
DbgCon.WriteLn("MAP TLB %d: 0x%08X-> [0x%08X 0x%08X] S=0x%08X G=%d ASID=%d Mask=0x%03X EntryLo0 PFN=%x EntryLo0 Cache=%x EntryLo1 PFN=%x EntryLo1 Cache=%x VPN2=%x",
|
||||
i, tlb[i].VPN2, tlb[i].PFN0, tlb[i].PFN1, tlb[i].S, tlb[i].G, tlb[i].ASID, tlb[i].Mask, tlb[i].EntryLo0 >> 6, (tlb[i].EntryLo0 & 0x38) >> 3, tlb[i].EntryLo1 >> 6, (tlb[i].EntryLo1 & 0x38) >> 3, tlb[i].VPN2);
|
||||
COP0_LOG("MAP TLB %d: 0x%08X-> [0x%08X 0x%08X] S=%d G=%d ASID=%d Mask=0x%03X EntryLo0 PFN=%x EntryLo0 Cache=%x EntryLo1 PFN=%x EntryLo1 Cache=%x VPN2=%x",
|
||||
i, tlb[i].VPN2, tlb[i].PFN0, tlb[i].PFN1, tlb[i].S >> 31, tlb[i].G, tlb[i].ASID,
|
||||
tlb[i].Mask, tlb[i].EntryLo0 >> 6, (tlb[i].EntryLo0 & 0x38) >> 3, tlb[i].EntryLo1 >> 6, (tlb[i].EntryLo1 & 0x38) >> 3, tlb[i].VPN2);
|
||||
|
||||
if (tlb[i].S)
|
||||
{
|
||||
@ -333,7 +334,7 @@ namespace OpcodeImpl {
|
||||
namespace COP0 {
|
||||
|
||||
void TLBR() {
|
||||
DevCon.Warning("COP0_TLBR %d:%x,%x,%x,%x\n",
|
||||
COP0_LOG("COP0_TLBR %d:%x,%x,%x,%x",
|
||||
cpuRegs.CP0.n.Index, cpuRegs.CP0.n.PageMask, cpuRegs.CP0.n.EntryHi,
|
||||
cpuRegs.CP0.n.EntryLo0, cpuRegs.CP0.n.EntryLo1);
|
||||
|
||||
@ -350,7 +351,7 @@ void TLBWI() {
|
||||
|
||||
//if (j > 48) return;
|
||||
|
||||
DbgCon.Warning("COP0_TLBWI %d:%x,%x,%x,%x\n",
|
||||
COP0_LOG("COP0_TLBWI %d:%x,%x,%x,%x",
|
||||
cpuRegs.CP0.n.Index, cpuRegs.CP0.n.PageMask, cpuRegs.CP0.n.EntryHi,
|
||||
cpuRegs.CP0.n.EntryLo0, cpuRegs.CP0.n.EntryLo1);
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user