mirror of
https://github.com/libretro/pcsx2.git
synced 2024-11-30 04:40:41 +00:00
13dfceff48
* common: format AlignedMalloc.cpp * common: format AppTrait.h * common: format Assertions.h * common: format CheckedStaticBox * common: format Console * common: format Dependencies.h * common: format EmbeddedImage * common: format EventSource * common: format Exceptions * common: format FastFormatString.cpp * common: format General.h * common: format InitInterface * common: format MathUtils.h * common: format MemsetFast/MemcpyFast * common: format Mutex.cpp * common: format PageFaultSource.h * common: format Path.h * common: format PathUtils.cpp * common: format Pcsx2Types.h * common: format Perf * common: format PersistentThread.h * common: format RwMutex * common: format SafeArray * common: format ScopedAlloc.h * common: format ScopedPtrMT.h * common: format Semaphore.cpp * common: format StringHelpers * common: format ThreadTools.cpp * common: format Threading.h * common: format ThreadingDialogs * common: format ThreadingInternal.h * common: format TraceLog.h * common: format VirtualMemory.cpp * common: format pxCheckBox * common: format pxEvents.h * common: format pxForwardDefs.h * common: format pxRadioPanel * common: format pxStaticText * common: format pxStreams * common: format pxTranslate.cpp * common: format pxWindowTextWriter.cpp * common: format wxAppWithHelpers * common: format wxBaseTools.h * common: format wxGuiTools * common: format wxHelpers.cpp * common: format Darwin directory * common: format Linux directory * common: format Windows directory * common: format LnxCpuDetect.cpp * common: format WinCpuDetect.cpp * common: format bmi.cpp * common: format cpudetect.cpp * common: format cpu_detect_internal.h * common: format fpu.cpp * common: format groups.cpp * common: format instructions.h * common: format internal.h * common: format jmp.cpp * common: format legacy.cpp * common: format legacy_instructions.h * common: format legacy_internal.h * common: format movs.cpp * common: format simd.cpp * common: format tools.h * common: format x86emitter.cpp * common: format x86types.h * common: format bmi.h * common: format dwshift.h * common: format group1.h group2.h group3.h * common: format incdec.h * common: format jmpcall.h * common: format movs.h * common: format simd_arithmetic.h * common: format simd_comparisons.h * common: format simd_helpers.h * common: format simd_moremovs.h * common: format simd_shufflepack.h * common: format simd_templated_helpers.h * common: format test.h
144 lines
4.8 KiB
C++
144 lines
4.8 KiB
C++
/* PCSX2 - PS2 Emulator for PCs
|
|
* Copyright (C) 2002-2010 PCSX2 Dev Team
|
|
*
|
|
* PCSX2 is free software: you can redistribute it and/or modify it under the terms
|
|
* of the GNU Lesser General Public License as published by the Free Software Found-
|
|
* ation, either version 3 of the License, or (at your option) any later version.
|
|
*
|
|
* PCSX2 is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY;
|
|
* without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
|
|
* PURPOSE. See the GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with PCSX2.
|
|
* If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#pragma once
|
|
|
|
namespace x86Emitter
|
|
{
|
|
|
|
enum G1Type
|
|
{
|
|
G1Type_ADD = 0,
|
|
G1Type_OR,
|
|
G1Type_ADC,
|
|
G1Type_SBB,
|
|
G1Type_AND,
|
|
G1Type_SUB,
|
|
G1Type_XOR,
|
|
G1Type_CMP
|
|
};
|
|
|
|
extern void _g1_EmitOp(G1Type InstType, const xRegisterInt& to, const xRegisterInt& from);
|
|
|
|
// --------------------------------------------------------------------------------------
|
|
// xImpl_Group1
|
|
// --------------------------------------------------------------------------------------
|
|
struct xImpl_Group1
|
|
{
|
|
G1Type InstType;
|
|
|
|
void operator()(const xRegisterInt& to, const xRegisterInt& from) const;
|
|
|
|
void operator()(const xIndirectVoid& to, const xRegisterInt& from) const;
|
|
void operator()(const xRegisterInt& to, const xIndirectVoid& from) const;
|
|
void operator()(const xRegisterInt& to, int imm) const;
|
|
void operator()(const xIndirect64orLess& to, int imm) const;
|
|
|
|
#if 0
|
|
// ------------------------------------------------------------------------
|
|
template< typename T > __noinline void operator()( const ModSibBase& to, const xImmReg<T>& immOrReg ) const
|
|
{
|
|
_DoI_helpermess( *this, to, immOrReg );
|
|
}
|
|
|
|
template< typename T > __noinline void operator()( const xDirectOrIndirect<T>& to, const xImmReg<T>& immOrReg ) const
|
|
{
|
|
_DoI_helpermess( *this, to, immOrReg );
|
|
}
|
|
|
|
template< typename T > __noinline void operator()( const xDirectOrIndirect<T>& to, int imm ) const
|
|
{
|
|
_DoI_helpermess( *this, to, imm );
|
|
}
|
|
|
|
template< typename T > __noinline void operator()( const xDirectOrIndirect<T>& to, const xDirectOrIndirect<T>& from ) const
|
|
{
|
|
_DoI_helpermess( *this, to, from );
|
|
}
|
|
|
|
// FIXME : Make this struct to 8, 16, and 32 bit registers
|
|
template< typename T > __noinline void operator()( const xRegisterBase& to, const xDirectOrIndirect<T>& from ) const
|
|
{
|
|
_DoI_helpermess( *this, xDirectOrIndirect<T>( to ), from );
|
|
}
|
|
|
|
// FIXME : Make this struct to 8, 16, and 32 bit registers
|
|
template< typename T > __noinline void operator()( const xDirectOrIndirect<T>& to, const xRegisterBase& from ) const
|
|
{
|
|
_DoI_helpermess( *this, to, xDirectOrIndirect<T>( from ) );
|
|
}
|
|
#endif
|
|
};
|
|
|
|
// ------------------------------------------------------------------------
|
|
// This class combines x86 with SSE/SSE2 logic operations (ADD, OR, and NOT).
|
|
// Note: ANDN [AndNot] is handled below separately.
|
|
//
|
|
struct xImpl_G1Logic
|
|
{
|
|
G1Type InstType;
|
|
|
|
void operator()(const xRegisterInt& to, const xRegisterInt& from) const;
|
|
|
|
void operator()(const xIndirectVoid& to, const xRegisterInt& from) const;
|
|
void operator()(const xRegisterInt& to, const xIndirectVoid& from) const;
|
|
void operator()(const xRegisterInt& to, int imm) const;
|
|
|
|
void operator()(const xIndirect64orLess& to, int imm) const;
|
|
|
|
xImplSimd_DestRegSSE PS; // packed single precision
|
|
xImplSimd_DestRegSSE PD; // packed double precision
|
|
};
|
|
|
|
// ------------------------------------------------------------------------
|
|
// This class combines x86 with SSE/SSE2 arithmetic operations (ADD/SUB).
|
|
//
|
|
struct xImpl_G1Arith
|
|
{
|
|
G1Type InstType;
|
|
|
|
void operator()(const xRegisterInt& to, const xRegisterInt& from) const;
|
|
|
|
void operator()(const xIndirectVoid& to, const xRegisterInt& from) const;
|
|
void operator()(const xRegisterInt& to, const xIndirectVoid& from) const;
|
|
void operator()(const xRegisterInt& to, int imm) const;
|
|
|
|
void operator()(const xIndirect64orLess& to, int imm) const;
|
|
|
|
xImplSimd_DestRegSSE PS; // packed single precision
|
|
xImplSimd_DestRegSSE PD; // packed double precision
|
|
xImplSimd_DestRegSSE SS; // scalar single precision
|
|
xImplSimd_DestRegSSE SD; // scalar double precision
|
|
};
|
|
|
|
// ------------------------------------------------------------------------
|
|
struct xImpl_G1Compare
|
|
{
|
|
void operator()(const xRegisterInt& to, const xRegisterInt& from) const;
|
|
|
|
void operator()(const xIndirectVoid& to, const xRegisterInt& from) const;
|
|
void operator()(const xRegisterInt& to, const xIndirectVoid& from) const;
|
|
void operator()(const xRegisterInt& to, int imm) const;
|
|
|
|
void operator()(const xIndirect64orLess& to, int imm) const;
|
|
|
|
xImplSimd_DestSSE_CmpImm PS;
|
|
xImplSimd_DestSSE_CmpImm PD;
|
|
xImplSimd_DestSSE_CmpImm SS;
|
|
xImplSimd_DestSSE_CmpImm SD;
|
|
};
|
|
|
|
} // End namespace x86Emitter
|