libretro/ppsspp
1
0
Fork 0
mirror of https://github.com/libretro/ppsspp.git synced 2025-04-02 19:51:44 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

jit: Minor cleanups.

Browse Source
This commit is contained in:
Unknown W. Brackets 2016-01-10 12:28:29 -08:00
parent b4dd094f56
commit 0fc774927f
6 changed files with 18 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Core/MIPS/ARM/ArmCompVFPU.cpp
View File

@ -136,7 +136,7 @@ namespace MIPSComp
// Prefix may say "z, z, z, z" but if this is a pair, we force to x.
// TODO: But some ops seem to use const 0 instead?
if (regnum >= n) {
WARN_LOG(CPU, "JIT: Invalid VFPU swizzle: %08x : %d / %d at PC = %08x (%s)", prefix, regnum, n, GetCompilerPC(), MIPSDisasmAt(js.compilerPC));
WARN_LOG(CPU, "JIT: Invalid VFPU swizzle: %08x : %d / %d at PC = %08x (%s)", prefix, regnum, n, GetCompilerPC(), MIPSDisasmAt(GetCompilerPC()));
regnum = 0;
}

8
Core/MIPS/ARM/ArmJit.h
View File

@ -30,11 +30,9 @@
#include "stddef.h"
#endif
namespace MIPSComp
{
namespace MIPSComp {
class ArmJit : public ArmGen::ARMXCodeBlock
{
class ArmJit : public ArmGen::ARMXCodeBlock {
public:
ArmJit(MIPSState *mips);
virtual ~ArmJit();
@ -42,6 +40,8 @@ public:
void DoState(PointerWrap &p);
static void DoDummyState(PointerWrap &p);
const JitOptions &GetJitOptions() { return jo; }
// Compiled ops should ignore delay slots
// the compiler will take care of them by itself
// OR NOT

2
Core/MIPS/ARM64/Arm64CompVFPU.cpp
View File

@ -129,7 +129,7 @@ namespace MIPSComp {
// Prefix may say "z, z, z, z" but if this is a pair, we force to x.
// TODO: But some ops seem to use const 0 instead?
if (regnum >= n) {
WARN_LOG(CPU, "JIT: Invalid VFPU swizzle: %08x : %d / %d at PC = %08x (%s)", prefix, regnum, n, GetCompilerPC(), MIPSDisasmAt(js.compilerPC));
WARN_LOG(CPU, "JIT: Invalid VFPU swizzle: %08x : %d / %d at PC = %08x (%s)", prefix, regnum, n, GetCompilerPC(), MIPSDisasmAt(GetCompilerPC()));
regnum = 0;
}

8
Core/MIPS/ARM64/Arm64Jit.h
View File

@ -30,11 +30,9 @@
#include "stddef.h"
#endif
namespace MIPSComp
{
namespace MIPSComp {
class Arm64Jit : public Arm64Gen::ARM64CodeBlock
{
class Arm64Jit : public Arm64Gen::ARM64CodeBlock {
public:
Arm64Jit(MIPSState *mips);
virtual ~Arm64Jit();
@ -42,6 +40,8 @@ public:
void DoState(PointerWrap &p);
static void DoDummyState(PointerWrap &p);
const JitOptions &GetJitOptions() { return jo; }
// Compiled ops should ignore delay slots
// the compiler will take care of them by itself
// OR NOT

8
Core/MIPS/fake/FakeJit.h
View File

@ -26,19 +26,19 @@
#include "stddef.h"
#endif
namespace MIPSComp
{
namespace MIPSComp {
typedef int FakeReg;
class FakeJit : public FakeGen::FakeXCodeBlock
{
class FakeJit : public FakeGen::FakeXCodeBlock {
public:
FakeJit(MIPSState *mips);
void DoState(PointerWrap &p);
static void DoDummyState(PointerWrap &p);
const JitOptions &GetJitOptions() { return jo; }
void Comp_Generic(MIPSOpcode op);
void RunLoopUntil(u64 globalticks);

8
Core/MIPS/x86/Jit.h
View File

@ -34,8 +34,7 @@
class PointerWrap;
namespace MIPSComp
{
namespace MIPSComp {
// This is called when Jit hits a breakpoint. Returns 1 when hit.
u32 JitBreakpoint();
@ -46,12 +45,13 @@ struct RegCacheState {
FPURegCacheState fpr;
};
class Jit : public Gen::XCodeBlock
{
class Jit : public Gen::XCodeBlock {
public:
Jit(MIPSState *mips);
virtual ~Jit();
const JitOptions &GetJitOptions() { return jo; }
void DoState(PointerWrap &p);
static void DoDummyState(PointerWrap &p);