libretro/ppsspp
1
0
Fork 0
mirror of https://github.com/libretro/ppsspp.git synced 2024-11-28 10:51:06 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

jit-ir: Apply prefixes for vector init ops.

Browse Source 
Without this, Gods Eater Burst is horribly broken.
This commit is contained in:
Unknown W. Brackets 2016-05-12 22:29:31 -07:00
parent c11c0465de
commit f52120353b
1 changed files with 11 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
Core/MIPS/IR/IRCompVFPU.cpp
View File

@ -292,14 +292,16 @@ namespace MIPSComp {
int vd = _VD; int vd = _VD;
int n = GetNumVectorElements(sz); int n = GetNumVectorElements(sz);
u8 dregs[4]; u8 dregs[4];
GetVectorRegs(dregs, sz, vd); GetVectorRegsPrefixD(dregs, sz, vd);
if (sz == 4 && IsVectorColumn(vd)) {
if (sz == V_Quad && IsConsecutive4(dregs)) {
ir.Write(IROp::Vec4Init, dregs[0], (int)(type == 6 ? Vec4Init::AllZERO : Vec4Init::AllONE)); ir.Write(IROp::Vec4Init, dregs[0], (int)(type == 6 ? Vec4Init::AllZERO : Vec4Init::AllONE));
} else { } else {
for (int i = 0; i < n; i++) { for (int i = 0; i < n; i++) {
ir.Write(IROp::SetConstF, dregs[i], ir.AddConstantFloat(type == 6 ? 0.0f : 1.0f)); ir.Write(IROp::SetConstF, dregs[i], ir.AddConstantFloat(type == 6 ? 0.0f : 1.0f));
} }
} }
ApplyPrefixD(dregs, sz);
} }
void IRFrontend::Comp_VIdt(MIPSOpcode op) { void IRFrontend::Comp_VIdt(MIPSOpcode op) {
@ -313,14 +315,16 @@ namespace MIPSComp {
if (sz != V_Quad) if (sz != V_Quad)
DISABLE; DISABLE;
if (!IsVectorColumn(vd))
DISABLE;
u8 dregs[4]; u8 dregs[4];
GetVectorRegs(dregs, sz, vd); GetVectorRegsPrefixD(dregs, sz, vd);
if (!IsConsecutive4(dregs)) {
DISABLE;
}
int row = vd & 3; int row = vd & 3;
// Might not be consecutive if masked.
Vec4Init init = Vec4Init((int)Vec4Init::Set_1000 + row); Vec4Init init = Vec4Init((int)Vec4Init::Set_1000 + row);
ir.Write(IROp::Vec4Init, dregs[0], (int)init); ir.Write(IROp::Vec4Init, dregs[0], (int)init);
ApplyPrefixD(dregs, sz);
} }
void IRFrontend::Comp_VMatrixInit(MIPSOpcode op) { void IRFrontend::Comp_VMatrixInit(MIPSOpcode op) {
@ -794,7 +798,7 @@ namespace MIPSComp {
switch ((op >> 21) & 0x1f) { switch ((op >> 21) & 0x1f) {
case 3: //mfv / mfvc case 3: //mfv / mfvc
// rt = 0, imm = 255 appears to be used as a CPU interlock by some games. // rt = 0, imm = 255 appears to be used as a CPU interlock by some games.
if (rt != 0) { if (rt != MIPS_REG_ZERO) {
if (imm < 128) { //R(rt) = VI(imm); if (imm < 128) { //R(rt) = VI(imm);
ir.Write(IROp::FMovToGPR, rt, vfpuBase + voffset[imm]); ir.Write(IROp::FMovToGPR, rt, vfpuBase + voffset[imm]);
} else { } else {