libretro/ppsspp
1
0
Fork 0
mirror of https://github.com/libretro/ppsspp.git synced 2024-12-01 21:56:17 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
16,345 Commits 19 Branches 54 Tags 247 MiB
a06f599320
Commit Graph

16345 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Unknown W. Brackets
afe42fa505 Log an error if ftruncate() fails. 2015-04-08 12:08:46 -07:00
Henrik Rydgard
56a596d099 Fix line endings in some vcproj.filters files. Should prevent future annoying conflicts, althoug this one is ugly. 2015-04-08 20:58:04 +02:00
Unknown W. Brackets
08032e4b14 Fix a leak in an error condition. 2015-04-08 11:58:00 -07:00
Unknown W. Brackets
5452129dfe Avoid null termination issues on long paths. 2015-04-08 11:58:00 -07:00
Unknown W. Brackets
3cb474047b Fix potential shift by negative number. 2015-04-08 11:57:59 -07:00
Unknown W. Brackets
10626e356d Avoid a potential divide by zero. 2015-04-08 11:57:59 -07:00
Unknown W. Brackets
8a3a67dc5b Avoid evaluating an uninitialized value. 
Doesn't matter anyway here.
 2015-04-08 11:57:58 -07:00
Unknown W. Brackets
c0dde25e5a Set the sid on StreamInfo. 
It's not used anyway, but if we have it there it might be later.
 2015-04-08 11:57:58 -07:00
Unknown W. Brackets
fc0788bc95 Avoid unpredictable behavior in error condition. 2015-04-08 11:57:57 -07:00
Unknown W. Brackets
5285f977e4 Initialize a member that was missed. 
Oops, this didn't matter much but it should start at 0.
 2015-04-08 11:29:28 -07:00
Unknown W. Brackets
53340056fd Remove some unreachable code. 
This wasn't being used, and the other path should be fine.
 2015-04-08 11:28:52 -07:00
Unknown W. Brackets
b5bb07b12c Fix HLE logging for args > 8. 2015-04-08 00:55:49 -07:00
Henrik Rydgård
4ba1113119 Merge pull request #7665 from unknownbrackets/jit-minor 
Avoid some unlikely writes to $0
 2015-04-08 09:33:15 +02:00
Unknown W. Brackets
ffb583e298 ARM64: Move files into MSVC project filter. 2015-04-07 22:27:20 -07:00
Unknown W. Brackets
b0d291032d armjit Avoid cfc1/mfc1 to $0. 2015-04-07 18:30:36 -07:00
Unknown W. Brackets
7ce5841f30 jit: Avoid mfhi/mflo to $0. 2015-04-07 18:25:28 -07:00
Unknown W. Brackets
788b9d78f8 jit: Avoid a super unlikely write to zero. 2015-04-07 18:20:37 -07:00
Henrik Rydgård
bc490e60ab Merge pull request #7661 from lioncash/false 
sceIo: Remove always false condition
 2015-04-06 23:29:52 +02:00
Henrik Rydgård
8afab3f94f Merge pull request #7652 from hrydgard/arm-64 
ARM64 Support
 2015-04-06 18:42:21 +02:00
Henrik Rydgard
50113a446d Update native 2015-04-06 18:31:40 +02:00
Henrik Rydgård
d0b35e88a2 No need to generate a zero register.. 2015-04-06 18:13:46 +02:00
Henrik Rydgård
a7b7fedc9f Cleaup. Add a missing vertex dec func. 2015-04-06 18:13:45 +02:00
Henrik Rydgård
4bd95b0cb7 ARM64: Fixup software skinning. Now seems to work, at least in a bunch of games.. 2015-04-06 18:13:45 +02:00
Henrik Rydgård
39be916d8a ARM64: More emitter/disasm 2015-04-06 18:13:44 +02:00
Henrik Rydgård
459ba28655 ARM64: SW skinning runs without crashing but is broken. 2015-04-06 18:13:44 +02:00
Henrik Rydgård
f937b4b74b ARM64 vtxdec: Basic implementation of the 16-bit color formats 2015-04-06 18:13:43 +02:00
Henrik Rydgård
597595f279 ARM64: Start implementing soft-skinning. Disabled for now, needs work. 2015-04-06 18:13:43 +02:00
Henrik Rydgård
f82b613371 ARM64 emitter/disasm: Implement ASIMD LDP/STP instructions 2015-04-06 18:13:42 +02:00
Henrik Rydgård
a8c2d0945a ARM64: lwl: Pass INVALID_REG to be sure SCRATCH1 doesn't get overwritten... 2015-04-06 18:13:41 +02:00
Henrik Rydgård
a710abb58b A bunch more vertex decoder funcs 2015-04-06 18:13:41 +02:00
Henrik Rydgård
013bbc71af ARM64: Fix DUP disasm, INS disasm 2015-04-06 18:13:40 +02:00
Henrik Rydgård
a3db3ed5c1 ARM64 emitter: Fix UXTL/SXTL and friends. Add disasm. 2015-04-06 18:13:40 +02:00
Henrik Rydgård
853d6ea34b ARM64 emitter: Add FMLA/FMLS vector versions 2015-04-06 18:13:39 +02:00
Henrik Rydgård
065cd97dc2 ARM64: LLVM buildfix, some more disasm 2015-04-06 18:13:39 +02:00
Henrik Rydgård
13c9390c53 ARM64: Emitter fix, disable swl/swr/lwl/lwr again fully 2015-04-06 18:13:38 +02:00
Henrik Rydgård
f6c4e8e784 Quickfix blackberry build 2015-04-06 18:13:38 +02:00
Henrik Rydgård
9f24076b63 Make the unittests build on mac 2015-04-06 18:13:37 +02:00
Henrik Rydgård
95cd1478de Restore the x86 build. 2015-04-06 18:13:37 +02:00
Henrik Rydgård
fbaffdceab Remove some outdated comments, minor stuff 2015-04-06 18:13:36 +02:00
Henrik Rydgard
0a70618f87 ARM64: Accurate floating point rounding. For some reason, FTZ doesn't seem to work though. 2015-04-06 18:13:36 +02:00
Henrik Rydgard
7d918c0ad8 ARM64: Just some disasm improvements 2015-04-06 18:13:35 +02:00
Henrik Rydgard
ad3d539451 ARM64: Attempt at lwl/lwr/swl/swr. The first two don't work 2015-04-06 18:13:35 +02:00
Henrik Rydgard
44286a2b37 ARM64: Accurate float->int conversion with rounding mode. 2015-04-06 18:13:34 +02:00
Henrik Rydgard
4618275f99 ARM64: Add a few aliases to emitter. Disasm fixes. 2015-04-06 18:13:33 +02:00
Henrik Rydgard
acf08eefa8 ARM64: Fix FCVTL, use it in v2hf 2015-04-06 18:13:33 +02:00
Henrik Rydgard
8eedcc7fb0 ARM64: Speedup fpu/vfpu load/stores too using "pointerification". Actually noticeable gain. 2015-04-06 18:13:32 +02:00
Henrik Rydgard
ad648baa9c ARM64 regcache: Add support to "pointerify" registers. Use in load/store to cut down instructions. 2015-04-06 18:13:32 +02:00
Henrik Rydgard
0849e270ee ARM64: fmla encoding, more disasm 2015-04-06 18:13:31 +02:00
Henrik Rydgard
2780eef595 ARM64: Another couple of VFPU ops 2015-04-06 18:13:31 +02:00
Henrik Rydgard
ca58f322e5 ARM64: Port over some missing VFPU instructions from ARM. Not much left now. 2015-04-06 18:13:30 +02:00