libretro/ppsspp
1
0
Fork 0
mirror of https://github.com/libretro/ppsspp.git synced 2024-12-12 10:56:45 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
15,213 Commits 19 Branches 54 Tags 247 MiB
a962bc5a6c
Commit Graph

557 Commits

Author SHA1 Message Date
Henrik Rydgard
51d55bd645 Namespacing cleanup (it's bad to do "using namespace" in a header) 2014-12-07 14:44:15 +01:00
Henrik Rydgard
7740caeade Buildfix the arm emitter test in the unittest. 
Also do some preparation for being able to have two JITs compiled at the same time
which may be useful in testing parts of the ARM jit on Windows.
 2014-12-07 14:12:13 +01:00
Henrik Rydgard
d46c9c2f74 x86 jit: Minor optimization in vmmul 2014-12-06 11:35:01 +01:00
Henrik Rydgard
ea6371921a x86 jit: Hack around running out of regs on x86-32 with SIMD 2014-12-04 00:19:08 +01:00
Henrik Rydgard
e3a81f4346 x86 Jit: Basic implementation of vbfy1/2 (mostly to just cross another one off the list..) 2014-12-04 00:18:58 +01:00
Henrik Rydgard
5290ffd929 Minor cleanup in vtfm. Re-enable vrot combination. Optimize vfad/vavg when dpps is available. 
Also fixes bug in emitter of dpps.
 2014-12-03 22:44:32 +01:00
Henrik Rydgard
ca8ba9532c x86 jit: Implement vtfm 2014-12-03 01:45:29 +01:00
Unknown W. Brackets
48b3a292d7 x86jit: Add more sanity checks. 2014-11-30 17:43:07 -08:00
Unknown W. Brackets
9cfe801075 x86jit: Ensure we don't sequence temps+regs. 2014-11-30 17:42:43 -08:00
Unknown W. Brackets
23e3916a77 x86jit: Fix a stupid typo. 2014-11-30 17:42:02 -08:00
Unknown W. Brackets
515b954670 x86jit: Re-enable vmmov simd. 2014-11-30 13:06:53 -08:00
Unknown W. Brackets
c6b090d82e x86jit: When storing, verify alignment. 2014-11-30 13:06:16 -08:00
Unknown W. Brackets
fbc453b083 x86jit: Oops, here also. 
Maybe I should kill these early returns after all..
 2014-11-30 12:39:30 -08:00
Unknown W. Brackets
5758102be6 x86jit: Correct handling of temp vregs in VS. 2014-11-30 12:33:06 -08:00
Unknown W. Brackets
750f40e260 x86jit: Oops, forgot to add this back. 
MapRegV() will be too dangerous if it locks so do it here.
 2014-11-30 11:02:55 -08:00
Henrik Rydgård
2945a1acc1 Merge pull request #7120 from unknownbrackets/jit-simd 
x86jit: Add a MAP_NOLOCK flag
 2014-11-30 19:43:35 +01:00
Unknown W. Brackets
29e3819437 x86jit: Improve spilling in vf2i. 
This should improve which ones we spill on 32 bit at least.
 2014-11-30 10:38:58 -08:00
Unknown W. Brackets
0000be1bb2 x86jit: Add a MAP_NOLOCK flag to not lock. 
Only for MapRegs*.  And then lock all by default, including
TryMapRegsVS().
 2014-11-30 10:36:44 -08:00
Unknown W. Brackets
52cfe4a8a3 x86jit: Avoid MOVSS into self. 2014-11-30 10:35:26 -08:00
Henrik Rydgard
466cdb8ddf x86 Jit: Basic implementation of SIMD vmmul. Can be improved. 2014-11-30 19:27:43 +01:00
Henrik Rydgard
74e70f1159 Fix silly typo 2014-11-30 17:24:56 +01:00
Henrik Rydgard
ac772f25ff x86 JIT: Join adjacent vrot calls together to avoid redundant sin/cos calls. Add a prototype, fix minor issues. 2014-11-30 11:04:13 +01:00
Henrik Rydgård
7deb8055ee Merge pull request #7117 from unknownbrackets/jit-simd 
x86jit: Implement vmmov using SIMD
 2014-11-30 09:24:22 +01:00
Unknown W. Brackets
679a824487 x86jit: when reusing a reg, don't zap slot. 
If we returned the same reg it was in before, don't zap the slots because
slot #1 may be valid.
 2014-11-29 23:11:50 -08:00
Unknown W. Brackets
c3578bd8eb x86jit: Find the correct available regs. 
If there aren't n available regs, they may not of course be in slots 0 and
1.  Have to go and find them.
 2014-11-29 22:12:40 -08:00
Unknown W. Brackets
df6a07f24e x86jit: Allow only one reg for sequential load. 2014-11-29 22:11:52 -08:00
Unknown W. Brackets
bb26e4f7d0 x86jit: Implement vmmov using SIMD. 
4x -> 87x in microbenchmarking.
 2014-11-29 18:46:38 -08:00
Unknown W. Brackets
67608639c5 x86jit: Oops, can't have loaded regs here yet. 2014-11-29 09:07:25 -08:00
Henrik Rydgard
8bd20ed8d1 x86 jit: Implement matrix init ops in SIMD. Turn off SIMD again by default (oops) 2014-11-29 12:30:21 +01:00
Henrik Rydgard
8f016d3e48 Merge some matrix utils and stuff from the NEON branch 2014-11-29 11:37:45 +01:00
Henrik Rydgård
ae15722a2e Merge pull request #7112 from unknownbrackets/jit-simd 
jit: MAP_NOINIT should always mean MAP_DIRTY
 2014-11-29 10:19:33 +01:00
Unknown W. Brackets
f6f943de63 jit: MAP_NOINIT should always mean MAP_DIRTY. 2014-11-29 00:14:08 -08:00
Henrik Rydgard
32c81c3265 x86 jit vcrsp.t: Oops, don't "SimpleReg" before doing the SIMD solution.. 2014-11-28 01:06:32 +01:00
Henrik Rydgard
344f71b092 x86 jit: Commit commented-out haddps-based vdot.q as reminder not to use haddps... 2014-11-28 00:19:11 +01:00
Henrik Rydgard
8f4d322dc6 Another oops... 2014-11-27 23:33:03 +01:00
Henrik Rydgard
bcdfb496a0 Oops, bad merge 2014-11-27 23:12:57 +01:00
Henrik Rydgard
c5bf3adec0 x86 jit: use the correct fp move instruction, minor optimization in vdot 2014-11-27 23:08:15 +01:00
Unknown W. Brackets
0839ce59e1 x86jit: Apply dirty when reusing 1-reg VS. 2014-11-27 01:05:11 -08:00
Unknown W. Brackets
bbeb5758b7 x86jit: Simplify VS() / VSX() usage. 2014-11-27 00:07:17 -08:00
Unknown W. Brackets
039510a3e3 x86jit: Respect dirty even for non-simd. 2014-11-26 23:29:20 -08:00
Unknown W. Brackets
f63c165f64 x86jit: Fix several cases of missing dirty checks. 2014-11-26 23:28:14 -08:00
Henrik Rydgard
acb711007f x86 jit: SIMD-ify cross product 2014-11-27 00:18:19 +01:00
Henrik Rydgard
5033babb10 x86 Jit: SIMD-ify vdot 2014-11-26 23:47:18 +01:00
Henrik Rydgard
bbd0afd148 x86 jit: Disable SIMD by default, needs just a little more debugging.. 2014-11-26 22:30:41 +01:00
Henrik Rydgard
4b25afb7b4 x86 Jit: SIMD some more instructions 2014-11-26 22:30:06 +01:00
Henrik Rydgard
becdb14a3f x86 jit: Fix a couple issues in simd storefromregister 2014-11-26 22:25:18 +01:00
Henrik Rydgård
80797dc723 Merge pull request #7108 from unknownbrackets/jit-simd 
Fix the simd issue at least for Wipeout
 2014-11-26 21:42:02 +01:00
Unknown W. Brackets
abd425d9f1 x86jit: Re-enable the simd optimization. 2014-11-26 09:21:15 -08:00
Unknown W. Brackets
e5dabaabe2 x86jit: Optimize simd->non for 1-lane a little. 2014-11-26 09:20:50 -08:00
Unknown W. Brackets
5d0c32d1e6 x86jit: Assume non-simd regs are dirty. 2014-11-26 09:19:50 -08:00