mirror of
https://github.com/pound-emu/ballistic.git
synced 2026-01-31 01:15:21 +01:00
260 lines
12 KiB
XML
260 lines
12 KiB
XML
<?xml version="1.0" encoding="utf-8"?>
|
|
<?xml-stylesheet type="text/xsl" encoding="UTF-8" href="iform.xsl" version="1.0"?>
|
|
<!DOCTYPE instructionsection PUBLIC "-//ARM//DTD instructionsection //EN" "iform-p.dtd">
|
|
<!-- Copyright (c) 2010-2022 Arm Limited or its affiliates. All rights reserved. -->
|
|
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
|
|
|
|
<instructionsection id="INS_advsimd_elt" title="INS (element) -- A64" type="instruction">
|
|
<docvars>
|
|
<docvar key="instr-class" value="advsimd" />
|
|
<docvar key="isa" value="A64" />
|
|
<docvar key="mnemonic" value="INS" />
|
|
<docvar key="vector-xfer-type" value="vector-from-element" />
|
|
</docvars>
|
|
<heading>INS (element)</heading>
|
|
<desc>
|
|
<brief>
|
|
<para>Insert vector element from another vector element</para>
|
|
</brief>
|
|
<authored>
|
|
<para>Insert vector element from another vector element. This instruction copies the vector element of the source SIMD&FP register to the specified vector element of the destination SIMD&FP register.</para>
|
|
<para>This instruction can insert data into individual elements within a SIMD&FP register without clearing the remaining bits to zero.</para>
|
|
<para>Depending on the settings in the <xref linkend="AArch64.cpacr_el1">CPACR_EL1</xref>, <xref linkend="AArch64.cptr_el2">CPTR_EL2</xref>, and <xref linkend="AArch64.cptr_el3">CPTR_EL3</xref> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</para>
|
|
</authored>
|
|
</desc>
|
|
<operationalnotes>
|
|
<para>If PSTATE.DIT is 1:</para>
|
|
<list type="unordered">
|
|
<listitem><content>The execution time of this instruction is independent of:<list type="unordered"><listitem><content>The values of the data supplied in any of its registers.</content></listitem><listitem><content>The values of the NZCV flags.</content></listitem></list></content></listitem>
|
|
<listitem><content>The response of this instruction to asynchronous exceptions does not vary based on:<list type="unordered"><listitem><content>The values of the data supplied in any of its registers.</content></listitem><listitem><content>The values of the NZCV flags.</content></listitem></list></content></listitem>
|
|
</list>
|
|
</operationalnotes>
|
|
<alias_list howmany="1">
|
|
<alias_list_intro>This instruction is used by the alias </alias_list_intro>
|
|
<aliasref aliaspageid="MOV_INS_advsimd_elt" aliasfile="mov_ins_advsimd_elt.xml" hover="Move vector element to another vector element" punct=".">
|
|
<text>MOV (element)</text>
|
|
<aliaspref>Unconditionally</aliaspref>
|
|
</aliasref>
|
|
<alias_list_outro> The alias is always the preferred disassembly.</alias_list_outro>
|
|
</alias_list>
|
|
<classes>
|
|
<iclass name="Advanced SIMD" oneof="1" id="iclass_advsimd" no_encodings="1" isa="A64">
|
|
<docvars>
|
|
<docvar key="instr-class" value="advsimd" />
|
|
<docvar key="isa" value="A64" />
|
|
<docvar key="mnemonic" value="INS" />
|
|
<docvar key="vector-xfer-type" value="vector-from-element" />
|
|
</docvars>
|
|
<iclassintro count="1"></iclassintro>
|
|
<regdiagram form="32" psname="aarch64/instrs/vector/transfer/vector/insert">
|
|
<box hibit="31" settings="1">
|
|
<c>0</c>
|
|
</box>
|
|
<box hibit="30" name="Q" settings="1">
|
|
<c>1</c>
|
|
</box>
|
|
<box hibit="29" name="op" settings="1">
|
|
<c>1</c>
|
|
</box>
|
|
<box hibit="28" width="8" settings="8">
|
|
<c>0</c>
|
|
<c>1</c>
|
|
<c>1</c>
|
|
<c>1</c>
|
|
<c>0</c>
|
|
<c>0</c>
|
|
<c>0</c>
|
|
<c>0</c>
|
|
</box>
|
|
<box hibit="20" width="5" name="imm5" usename="1">
|
|
<c colspan="5"></c>
|
|
</box>
|
|
<box hibit="15" settings="1">
|
|
<c>0</c>
|
|
</box>
|
|
<box hibit="14" width="4" name="imm4" usename="1">
|
|
<c colspan="4"></c>
|
|
</box>
|
|
<box hibit="10" settings="1">
|
|
<c>1</c>
|
|
</box>
|
|
<box hibit="9" width="5" name="Rn" usename="1">
|
|
<c colspan="5"></c>
|
|
</box>
|
|
<box hibit="4" width="5" name="Rd" usename="1">
|
|
<c colspan="5"></c>
|
|
</box>
|
|
</regdiagram>
|
|
<encoding name="INS_asimdins_IV_v" oneofinclass="1" oneof="1" label="">
|
|
<docvars>
|
|
<docvar key="instr-class" value="advsimd" />
|
|
<docvar key="isa" value="A64" />
|
|
<docvar key="mnemonic" value="INS" />
|
|
<docvar key="vector-xfer-type" value="vector-from-element" />
|
|
</docvars>
|
|
<asmtemplate><text>INS </text><a link="sa_vd" hover="SIMD&FP destination register (field "Rd")"><Vd></a><text>.</text><a link="sa_ts" hover="Element size specifier (field "imm5") [B,D,H,S]"><Ts></a><text>[</text><a link="sa_index1" hover="Destination element index (field "imm5")"><index1></a><text>], </text><a link="sa_vn" hover="SIMD&FP source register (field "Rn")"><Vn></a><text>.</text><a link="sa_ts" hover="Element size specifier (field "imm5") [B,D,H,S]"><Ts></a><text>[</text><a link="sa_index2" hover="Source element index (field "imm5:imm4")"><index2></a><text>]</text></asmtemplate>
|
|
</encoding>
|
|
<ps_section howmany="1">
|
|
<ps name="aarch64/instrs/vector/transfer/vector/insert" mylink="aarch64.instrs.vector.transfer.vector.insert" enclabels="" sections="1" secttype="noheading">
|
|
<pstext mayhavelinks="1" section="Decode" rep_section="decode">integer d = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rd);
|
|
integer n = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rn);
|
|
|
|
integer size = <a link="impl-shared.LowestSetBit.1" file="shared_pseudocode.xml" hover="function: integer LowestSetBit(bits(N) x)">LowestSetBit</a>(imm5);
|
|
if size > 3 then UNDEFINED;
|
|
|
|
integer dst_index = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(imm5<4:size+1>);
|
|
integer src_index = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(imm4<3:size>);
|
|
integer idxdsize = if imm4<3> == '1' then 128 else 64;
|
|
// imm4<size-1:0> is IGNORED
|
|
|
|
integer esize = 8 << size;</pstext>
|
|
</ps>
|
|
</ps_section>
|
|
</iclass>
|
|
</classes>
|
|
<explanations scope="all">
|
|
<explanation enclist="INS_asimdins_IV_v" symboldefcount="1">
|
|
<symbol link="sa_vd"><Vd></symbol>
|
|
<account encodedin="Rd">
|
|
<intro>
|
|
<para>Is the name of the SIMD&FP destination register, encoded in the "Rd" field.</para>
|
|
</intro>
|
|
</account>
|
|
</explanation>
|
|
<explanation enclist="INS_asimdins_IV_v" symboldefcount="1">
|
|
<symbol link="sa_ts"><Ts></symbol>
|
|
<definition encodedin="imm5">
|
|
<intro>Is an element size specifier, </intro>
|
|
<table class="valuetable">
|
|
<tgroup cols="2">
|
|
<thead>
|
|
<row>
|
|
<entry class="bitfield">imm5</entry>
|
|
<entry class="symbol"><Ts></entry>
|
|
</row>
|
|
</thead>
|
|
<tbody>
|
|
<row>
|
|
<entry class="bitfield">x0000</entry>
|
|
<entry class="symbol">RESERVED</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">xxxx1</entry>
|
|
<entry class="symbol">B</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">xxx10</entry>
|
|
<entry class="symbol">H</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">xx100</entry>
|
|
<entry class="symbol">S</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">x1000</entry>
|
|
<entry class="symbol">D</entry>
|
|
</row>
|
|
</tbody>
|
|
</tgroup>
|
|
</table>
|
|
</definition>
|
|
</explanation>
|
|
<explanation enclist="INS_asimdins_IV_v" symboldefcount="1">
|
|
<symbol link="sa_index1"><index1></symbol>
|
|
<definition encodedin="imm5">
|
|
<intro>Is the destination element index </intro>
|
|
<table class="valuetable">
|
|
<tgroup cols="2">
|
|
<thead>
|
|
<row>
|
|
<entry class="bitfield">imm5</entry>
|
|
<entry class="symbol"><index1></entry>
|
|
</row>
|
|
</thead>
|
|
<tbody>
|
|
<row>
|
|
<entry class="bitfield">x0000</entry>
|
|
<entry class="symbol">RESERVED</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">xxxx1</entry>
|
|
<entry class="symbol">imm5<4:1></entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">xxx10</entry>
|
|
<entry class="symbol">imm5<4:2></entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">xx100</entry>
|
|
<entry class="symbol">imm5<4:3></entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">x1000</entry>
|
|
<entry class="symbol">imm5<4></entry>
|
|
</row>
|
|
</tbody>
|
|
</tgroup>
|
|
</table>
|
|
</definition>
|
|
</explanation>
|
|
<explanation enclist="INS_asimdins_IV_v" symboldefcount="1">
|
|
<symbol link="sa_vn"><Vn></symbol>
|
|
<account encodedin="Rn">
|
|
<intro>
|
|
<para>Is the name of the SIMD&FP source register, encoded in the "Rn" field.</para>
|
|
</intro>
|
|
</account>
|
|
</explanation>
|
|
<explanation enclist="INS_asimdins_IV_v" symboldefcount="1">
|
|
<symbol link="sa_index2"><index2></symbol>
|
|
<definition encodedin="imm5:imm4">
|
|
<intro>Is the source element index </intro>
|
|
<table class="valuetable">
|
|
<tgroup cols="2">
|
|
<thead>
|
|
<row>
|
|
<entry class="bitfield">imm5</entry>
|
|
<entry class="symbol"><index2></entry>
|
|
</row>
|
|
</thead>
|
|
<tbody>
|
|
<row>
|
|
<entry class="bitfield">x0000</entry>
|
|
<entry class="symbol">RESERVED</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">xxxx1</entry>
|
|
<entry class="symbol">imm4<3:0></entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">xxx10</entry>
|
|
<entry class="symbol">imm4<3:1></entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">xx100</entry>
|
|
<entry class="symbol">imm4<3:2></entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">x1000</entry>
|
|
<entry class="symbol">imm4<3></entry>
|
|
</row>
|
|
</tbody>
|
|
</tgroup>
|
|
</table>
|
|
<after> Unspecified bits in "imm4" are ignored but should be set to zero by an assembler.</after>
|
|
</definition>
|
|
</explanation>
|
|
</explanations>
|
|
<ps_section howmany="1">
|
|
<ps name="aarch64/instrs/vector/transfer/vector/insert" mylink="execute" enclabels="" sections="1" secttype="Operation">
|
|
<pstext mayhavelinks="1" section="Execute" rep_section="execute"><a link="impl-aarch64.CheckFPAdvSIMDEnabled64.0" file="shared_pseudocode.xml" hover="function: CheckFPAdvSIMDEnabled64()">CheckFPAdvSIMDEnabled64</a>();
|
|
bits(idxdsize) operand = <a link="impl-aarch64.V.read.2" file="shared_pseudocode.xml" hover="accessor: bits(width) V[integer n, integer width]">V</a>[n, idxdsize];
|
|
bits(128) result;
|
|
|
|
result = <a link="impl-aarch64.V.read.2" file="shared_pseudocode.xml" hover="accessor: bits(width) V[integer n, integer width]">V</a>[d, 128];
|
|
<a link="impl-shared.Elem.write.3" file="shared_pseudocode.xml" hover="accessor: Elem[bits(N) &vector, integer e, integer size] = bits(size) value">Elem</a>[result, dst_index, esize] = <a link="impl-shared.Elem.read.3" file="shared_pseudocode.xml" hover="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[operand, src_index, esize];
|
|
<a link="impl-aarch64.V.write.2" file="shared_pseudocode.xml" hover="accessor: V[integer n, integer width] = bits(width) value">V</a>[d, 128] = result;</pstext>
|
|
</ps>
|
|
</ps_section>
|
|
</instructionsection>
|