mirror of
https://github.com/pound-emu/ballistic.git
synced 2026-01-31 01:15:21 +01:00
203 lines
12 KiB
XML
203 lines
12 KiB
XML
<?xml version="1.0" encoding="utf-8"?>
|
|
<?xml-stylesheet type="text/xsl" encoding="UTF-8" href="iform.xsl" version="1.0"?>
|
|
<!DOCTYPE instructionsection PUBLIC "-//ARM//DTD instructionsection //EN" "iform-p.dtd">
|
|
<!-- Copyright (c) 2010-2022 Arm Limited or its affiliates. All rights reserved. -->
|
|
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
|
|
|
|
<instructionsection id="RCWCAS" title="RCWCAS, RCWCASA, RCWCASL, RCWCASAL -- A64" type="instruction">
|
|
<docvars>
|
|
<docvar key="instr-class" value="general" />
|
|
<docvar key="isa" value="A64" />
|
|
</docvars>
|
|
<heading>RCWCAS, RCWCASA, RCWCASL, RCWCASAL</heading>
|
|
<desc>
|
|
<brief>
|
|
<para>Read Check Write Compare and Swap doubleword in memory</para>
|
|
</brief>
|
|
<authored>
|
|
<para>Read Check Write Compare and Swap doubleword in memory reads a 64-bit doubleword from memory, and compares it against the value held in a register. If the comparison is equal, the value in a second register is conditionally written to memory. Storing back to memory is conditional on RCW Checks. If the write is performed, the read and the write occur atomically such that no other modification of the memory location can take place between the read and the write. This instruction updates the condition flags based on the result of the update of memory.</para>
|
|
<list type="unordered">
|
|
<listitem><content><instruction>RCWCASA</instruction> and <instruction>RCWCASAL</instruction> load from memory with acquire semantics.</content></listitem>
|
|
<listitem><content><instruction>RCWCASL</instruction> and <instruction>RCWCASAL</instruction> store to memory with release semantics.</content></listitem>
|
|
<listitem><content><instruction>RCWCAS</instruction> has neither acquire nor release semantics.</content></listitem>
|
|
</list>
|
|
</authored>
|
|
</desc>
|
|
<operationalnotes>
|
|
<para>If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.</para>
|
|
</operationalnotes>
|
|
<alias_list howmany="0"></alias_list>
|
|
<classes>
|
|
<iclass name="Integer" oneof="1" id="iclass_general" no_encodings="4" isa="A64">
|
|
<docvars>
|
|
<docvar key="instr-class" value="general" />
|
|
<docvar key="isa" value="A64" />
|
|
</docvars>
|
|
<iclassintro count="4"></iclassintro>
|
|
<arch_variants>
|
|
<arch_variant name="ARMv8.9" feature="FEAT_THE" />
|
|
</arch_variants>
|
|
<regdiagram form="32" psname="aarch64/instrs/memory/rcw/cas" tworows="1">
|
|
<box hibit="31" settings="1">
|
|
<c>0</c>
|
|
</box>
|
|
<box hibit="30" name="S" usename="1" settings="1" psbits="x">
|
|
<c>0</c>
|
|
</box>
|
|
<box hibit="29" width="6" settings="6">
|
|
<c>0</c>
|
|
<c>1</c>
|
|
<c>1</c>
|
|
<c>0</c>
|
|
<c>0</c>
|
|
<c>1</c>
|
|
</box>
|
|
<box hibit="23" name="A" usename="1">
|
|
<c></c>
|
|
</box>
|
|
<box hibit="22" name="R" usename="1">
|
|
<c></c>
|
|
</box>
|
|
<box hibit="21" settings="1">
|
|
<c>1</c>
|
|
</box>
|
|
<box hibit="20" width="5" name="Rs" usename="1">
|
|
<c colspan="5"></c>
|
|
</box>
|
|
<box hibit="15" width="6" settings="6">
|
|
<c>0</c>
|
|
<c>0</c>
|
|
<c>0</c>
|
|
<c>0</c>
|
|
<c>1</c>
|
|
<c>0</c>
|
|
</box>
|
|
<box hibit="9" width="5" name="Rn" usename="1">
|
|
<c colspan="5"></c>
|
|
</box>
|
|
<box hibit="4" width="5" name="Rt" usename="1">
|
|
<c colspan="5"></c>
|
|
</box>
|
|
</regdiagram>
|
|
<encoding name="RCWCAS_C64_rcwcomswap" oneofinclass="4" oneof="4" label="RCWCAS" bitdiffs="A == 0 && R == 0">
|
|
<docvars>
|
|
<docvar key="instr-class" value="general" />
|
|
<docvar key="isa" value="A64" />
|
|
<docvar key="mnemonic" value="RCWCAS" />
|
|
</docvars>
|
|
<box hibit="23" width="1" name="A">
|
|
<c>0</c>
|
|
</box>
|
|
<box hibit="22" width="1" name="R">
|
|
<c>0</c>
|
|
</box>
|
|
<asmtemplate><text>RCWCAS </text><a link="sa_xs" hover="64-bit general-purpose register to be compared and loaded (field "Rs")"><Xs></a><text>, </text><a link="sa_xt" hover="64-bit general-purpose register to be conditionally stored (field "Rt")"><Xt></a><text>, [</text><a link="sa_xn_sp" hover="64-bit general-purpose base register or SP (field "Rn")"><Xn|SP></a><text>]</text></asmtemplate>
|
|
</encoding>
|
|
<encoding name="RCWCASA_C64_rcwcomswap" oneofinclass="4" oneof="4" label="RCWCASA" bitdiffs="A == 1 && R == 0">
|
|
<docvars>
|
|
<docvar key="instr-class" value="general" />
|
|
<docvar key="isa" value="A64" />
|
|
<docvar key="mnemonic" value="RCWCASA" />
|
|
</docvars>
|
|
<box hibit="23" width="1" name="A">
|
|
<c>1</c>
|
|
</box>
|
|
<box hibit="22" width="1" name="R">
|
|
<c>0</c>
|
|
</box>
|
|
<asmtemplate><text>RCWCASA </text><a link="sa_xs" hover="64-bit general-purpose register to be compared and loaded (field "Rs")"><Xs></a><text>, </text><a link="sa_xt" hover="64-bit general-purpose register to be conditionally stored (field "Rt")"><Xt></a><text>, [</text><a link="sa_xn_sp" hover="64-bit general-purpose base register or SP (field "Rn")"><Xn|SP></a><text>]</text></asmtemplate>
|
|
</encoding>
|
|
<encoding name="RCWCASAL_C64_rcwcomswap" oneofinclass="4" oneof="4" label="RCWCASAL" bitdiffs="A == 1 && R == 1">
|
|
<docvars>
|
|
<docvar key="instr-class" value="general" />
|
|
<docvar key="isa" value="A64" />
|
|
<docvar key="mnemonic" value="RCWCASAL" />
|
|
</docvars>
|
|
<box hibit="23" width="1" name="A">
|
|
<c>1</c>
|
|
</box>
|
|
<box hibit="22" width="1" name="R">
|
|
<c>1</c>
|
|
</box>
|
|
<asmtemplate><text>RCWCASAL </text><a link="sa_xs" hover="64-bit general-purpose register to be compared and loaded (field "Rs")"><Xs></a><text>, </text><a link="sa_xt" hover="64-bit general-purpose register to be conditionally stored (field "Rt")"><Xt></a><text>, [</text><a link="sa_xn_sp" hover="64-bit general-purpose base register or SP (field "Rn")"><Xn|SP></a><text>]</text></asmtemplate>
|
|
</encoding>
|
|
<encoding name="RCWCASL_C64_rcwcomswap" oneofinclass="4" oneof="4" label="RCWCASL" bitdiffs="A == 0 && R == 1">
|
|
<docvars>
|
|
<docvar key="instr-class" value="general" />
|
|
<docvar key="isa" value="A64" />
|
|
<docvar key="mnemonic" value="RCWCASL" />
|
|
</docvars>
|
|
<box hibit="23" width="1" name="A">
|
|
<c>0</c>
|
|
</box>
|
|
<box hibit="22" width="1" name="R">
|
|
<c>1</c>
|
|
</box>
|
|
<asmtemplate><text>RCWCASL </text><a link="sa_xs" hover="64-bit general-purpose register to be compared and loaded (field "Rs")"><Xs></a><text>, </text><a link="sa_xt" hover="64-bit general-purpose register to be conditionally stored (field "Rt")"><Xt></a><text>, [</text><a link="sa_xn_sp" hover="64-bit general-purpose base register or SP (field "Rn")"><Xn|SP></a><text>]</text></asmtemplate>
|
|
</encoding>
|
|
<ps_section howmany="1">
|
|
<ps name="aarch64/instrs/memory/rcw/cas" mylink="aarch64.instrs.memory.rcw.cas" enclabels="" sections="1" secttype="noheading">
|
|
<pstext mayhavelinks="1" section="Decode" rep_section="decode">if !<a link="impl-shared.HaveTHExt.0" file="shared_pseudocode.xml" hover="function: boolean HaveTHExt()">HaveTHExt</a>() then UNDEFINED;
|
|
integer t = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rt);
|
|
integer n = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rn);
|
|
integer s = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rs);
|
|
boolean soft = FALSE;
|
|
|
|
boolean acquire = A == '1';
|
|
boolean release = R == '1';
|
|
boolean tagchecked = n != 31;</pstext>
|
|
</ps>
|
|
</ps_section>
|
|
</iclass>
|
|
</classes>
|
|
<explanations scope="all">
|
|
<explanation enclist="RCWCAS_C64_rcwcomswap, RCWCASL_C64_rcwcomswap, RCWCASA_C64_rcwcomswap, RCWCASAL_C64_rcwcomswap" symboldefcount="1">
|
|
<symbol link="sa_xs"><Xs></symbol>
|
|
<account encodedin="Rs">
|
|
<intro>
|
|
<para>Is the 64-bit name of the general-purpose register to be compared and loaded, encoded in the "Rs" field.</para>
|
|
</intro>
|
|
</account>
|
|
</explanation>
|
|
<explanation enclist="RCWCAS_C64_rcwcomswap, RCWCASL_C64_rcwcomswap, RCWCASA_C64_rcwcomswap, RCWCASAL_C64_rcwcomswap" symboldefcount="1">
|
|
<symbol link="sa_xt"><Xt></symbol>
|
|
<account encodedin="Rt">
|
|
<intro>
|
|
<para>Is the 64-bit name of the general-purpose register to be conditionally stored, encoded in the "Rt" field.</para>
|
|
</intro>
|
|
</account>
|
|
</explanation>
|
|
<explanation enclist="RCWCAS_C64_rcwcomswap, RCWCASL_C64_rcwcomswap, RCWCASA_C64_rcwcomswap, RCWCASAL_C64_rcwcomswap" symboldefcount="1">
|
|
<symbol link="sa_xn_sp"><Xn|SP></symbol>
|
|
<account encodedin="Rn">
|
|
<intro>
|
|
<para>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</para>
|
|
</intro>
|
|
</account>
|
|
</explanation>
|
|
</explanations>
|
|
<ps_section howmany="1">
|
|
<ps name="aarch64/instrs/memory/rcw/cas" mylink="execute" enclabels="" sections="1" secttype="Operation">
|
|
<pstext mayhavelinks="1" section="Execute" rep_section="execute">if <a link="impl-aarch64.IsD128Enabled.1" file="shared_pseudocode.xml" hover="function: boolean IsD128Enabled(bits(2) el)">IsD128Enabled</a>(PSTATE.EL) then UNDEFINED;
|
|
bits(64) address;
|
|
bits(64) newdata = <a link="impl-aarch64.X.read.2" file="shared_pseudocode.xml" hover="accessor: bits(width) X[integer n, integer width]">X</a>[t, 64];
|
|
bits(64) compdata = <a link="impl-aarch64.X.read.2" file="shared_pseudocode.xml" hover="accessor: bits(width) X[integer n, integer width]">X</a>[s, 64];
|
|
bits(64) readdata;
|
|
bits(4) nzcv;
|
|
|
|
<a link="AccessDescriptor" file="shared_pseudocode.xml" hover="type AccessDescriptor is ( AccessType acctype, bits(2) el, SecurityState ss, boolean acqsc, boolean acqpc, boolean relsc, boolean limitedordered, boolean exclusive, boolean atomicop, MemAtomicOp modop, boolean nontemporal, boolean read, boolean write, CacheOp cacheop, CacheOpScope opscope, CacheType cachetype, boolean pan, boolean transactional, boolean nonfault, boolean firstfault, boolean first, boolean contiguous, boolean streamingsve, boolean ls64, boolean mops, boolean rcw, boolean rcws, boolean toplevel, VARange varange, boolean a32lsmd, boolean tagchecked, boolean tagaccess, MPAMinfo mpam )">AccessDescriptor</a> accdesc = <a link="impl-shared.CreateAccDescRCW.5" file="shared_pseudocode.xml" hover="function: AccessDescriptor CreateAccDescRCW(MemAtomicOp modop, boolean soft, boolean acquire, boolean release, boolean tagchecked)">CreateAccDescRCW</a>(<a link="MemAtomicOp_CAS" file="shared_pseudocode.xml" hover="enumeration MemAtomicOp { MemAtomicOp_GCSSS1, MemAtomicOp_ADD, MemAtomicOp_BIC, MemAtomicOp_EOR, MemAtomicOp_ORR, MemAtomicOp_SMAX, MemAtomicOp_SMIN, MemAtomicOp_UMAX, MemAtomicOp_UMIN, MemAtomicOp_SWP, MemAtomicOp_CAS }">MemAtomicOp_CAS</a>, soft, acquire, release, tagchecked);
|
|
|
|
if n == 31 then
|
|
<a link="impl-aarch64.CheckSPAlignment.0" file="shared_pseudocode.xml" hover="function: CheckSPAlignment()">CheckSPAlignment</a>();
|
|
address = <a link="impl-aarch64.SP.read.0" file="shared_pseudocode.xml" hover="accessor: bits(64) SP[]">SP</a>[];
|
|
else
|
|
address = <a link="impl-aarch64.X.read.2" file="shared_pseudocode.xml" hover="accessor: bits(width) X[integer n, integer width]">X</a>[n, 64];
|
|
|
|
(nzcv, readdata) = <a link="impl-aarch64.MemAtomicRCW.4" file="shared_pseudocode.xml" hover="function: (bits(4), bits(size)) MemAtomicRCW(bits(64) address, bits(size) cmpoperand, bits(size) operand, AccessDescriptor accdesc_in)">MemAtomicRCW</a>(address, compdata, newdata, accdesc);
|
|
|
|
PSTATE.<N,Z,C,V> = nzcv;
|
|
<a link="impl-aarch64.X.write.2" file="shared_pseudocode.xml" hover="accessor: X[integer n, integer width] = bits(width) value">X</a>[s, 64] = readdata; // Return the old value when s!=31</pstext>
|
|
</ps>
|
|
</ps_section>
|
|
</instructionsection>
|