mirror of
https://github.com/pound-emu/ballistic.git
synced 2026-01-31 01:15:21 +01:00
353 lines
16 KiB
XML
353 lines
16 KiB
XML
<?xml version="1.0" encoding="utf-8"?>
|
|
<?xml-stylesheet type="text/xsl" encoding="UTF-8" href="iform.xsl" version="1.0"?>
|
|
<!DOCTYPE instructionsection PUBLIC "-//ARM//DTD instructionsection //EN" "iform-p.dtd">
|
|
<!-- Copyright (c) 2010-2022 Arm Limited or its affiliates. All rights reserved. -->
|
|
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
|
|
|
|
<instructionsection id="sqdecd_r_rs" title="SQDECD (scalar)" type="instruction">
|
|
<docvars>
|
|
<docvar key="instr-class" value="sve" />
|
|
<docvar key="isa" value="A64" />
|
|
<docvar key="mnemonic" value="SQDECD" />
|
|
<docvar key="sve-esize" value="esize-doubleword" />
|
|
</docvars>
|
|
<heading>SQDECD (scalar)</heading>
|
|
<desc>
|
|
<brief>Signed saturating decrement scalar by multiple of 64-bit predicate constraint element count</brief>
|
|
<description>
|
|
<para>Determines the number of active 64-bit elements implied by the named predicate constraint, multiplies that by an immediate in the range 1 to 16 inclusive, and then uses the result to decrement the scalar destination. The result is saturated to the source general-purpose register's signed integer range. A 32-bit saturated result is then sign-extended to 64 bits.</para>
|
|
<para>The named predicate constraint limits the number of active elements in a single predicate to:</para>
|
|
<list type="unordered">
|
|
<listitem>
|
|
<content>A fixed number (<value>VL1</value> to <value>VL256</value>)</content>
|
|
</listitem>
|
|
<listitem>
|
|
<content>The largest power of two (<value>POW2</value>)</content>
|
|
</listitem>
|
|
<listitem>
|
|
<content>The largest multiple of three or four (<value>MUL3</value> or <value>MUL4</value>)</content>
|
|
</listitem>
|
|
<listitem>
|
|
<content>All available, implicitly a multiple of two (<value>ALL</value>).</content>
|
|
</listitem>
|
|
</list>
|
|
<para>Unspecified or out of range constraint encodings generate an empty predicate or zero element count rather than Undefined Instruction exception.</para>
|
|
</description>
|
|
<status>Green</status>
|
|
<predicated>False</predicated>
|
|
</desc>
|
|
<alias_list howmany="0"></alias_list>
|
|
<classes>
|
|
<classesintro count="2">
|
|
<txt>It has encodings from 2 classes:</txt>
|
|
<a href="#iclass_32_fsreg">32-bit</a>
|
|
<txt> and </txt>
|
|
<a href="#iclass_64_fsreg">64-bit</a>
|
|
</classesintro>
|
|
<iclass name="32-bit" oneof="2" id="iclass_32_fsreg" no_encodings="1" isa="A64">
|
|
<docvars>
|
|
<docvar key="atomic-ops" value="SQDECD-32-fsreg" />
|
|
<docvar key="instr-class" value="sve" />
|
|
<docvar key="isa" value="A64" />
|
|
<docvar key="mnemonic" value="SQDECD" />
|
|
<docvar key="reg-type" value="32-fsreg" />
|
|
<docvar key="sve-esize" value="esize-doubleword" />
|
|
</docvars>
|
|
<iclassintro count="1"></iclassintro>
|
|
<regdiagram form="32" psname="SQDECD-R.RS-SX" tworows="1">
|
|
<box hibit="31" width="8" settings="8">
|
|
<c>0</c>
|
|
<c>0</c>
|
|
<c>0</c>
|
|
<c>0</c>
|
|
<c>0</c>
|
|
<c>1</c>
|
|
<c>0</c>
|
|
<c>0</c>
|
|
</box>
|
|
<box hibit="23" name="size<1>" usename="1" settings="1">
|
|
<c>1</c>
|
|
</box>
|
|
<box hibit="22" name="size<0>" usename="1" settings="1">
|
|
<c>1</c>
|
|
</box>
|
|
<box hibit="21" settings="1">
|
|
<c>1</c>
|
|
</box>
|
|
<box hibit="20" name="sf" usename="1" settings="1">
|
|
<c>0</c>
|
|
</box>
|
|
<box hibit="19" width="4" name="imm4" usename="1">
|
|
<c colspan="4"></c>
|
|
</box>
|
|
<box hibit="15" width="4" settings="4">
|
|
<c>1</c>
|
|
<c>1</c>
|
|
<c>1</c>
|
|
<c>1</c>
|
|
</box>
|
|
<box hibit="11" name="D" usename="1" settings="1">
|
|
<c>1</c>
|
|
</box>
|
|
<box hibit="10" name="U" usename="1" settings="1">
|
|
<c>0</c>
|
|
</box>
|
|
<box hibit="9" width="5" name="pattern" usename="1">
|
|
<c colspan="5"></c>
|
|
</box>
|
|
<box hibit="4" width="5" name="Rdn" usename="1">
|
|
<c colspan="5"></c>
|
|
</box>
|
|
</regdiagram>
|
|
<encoding name="sqdecd_r_rs_sx" oneofinclass="1" oneof="2" label="">
|
|
<docvars>
|
|
<docvar key="atomic-ops" value="SQDECD-32-fsreg" />
|
|
<docvar key="instr-class" value="sve" />
|
|
<docvar key="isa" value="A64" />
|
|
<docvar key="mnemonic" value="SQDECD" />
|
|
<docvar key="reg-type" value="32-fsreg" />
|
|
<docvar key="sve-esize" value="esize-doubleword" />
|
|
</docvars>
|
|
<asmtemplate><text>SQDECD </text><a link="sa_xdn" hover="64-bit source and destination general-purpose register (field "Rdn")"><Xdn></a><text>, </text><a link="sa_wdn" hover="32-bit source and destination general-purpose register (field "Rdn")"><Wdn></a><text>{</text><text>, </text><a link="sa_pattern" hover="Optional pattern specifier, default ALL (field "pattern") [#uimm5,ALL,MUL3,MUL4,POW2,VL1,VL2,VL3,VL4,VL5,VL6,VL7,VL8,VL16,VL32,VL64,VL128,VL256]"><pattern></a><text>{</text><text>, MUL #</text><a link="sa_imm" hover="Immediate multiplier [1-16], default 1 (field "imm4")"><imm></a><text>}</text><text>}</text></asmtemplate>
|
|
</encoding>
|
|
<ps_section howmany="1">
|
|
<ps name="SQDECD-R.RS-SX" mylink="SQDECD-R.RS-SX" enclabels="" sections="1" secttype="noheading">
|
|
<pstext mayhavelinks="1" section="Decode" rep_section="decode">if !<a link="impl-aarch64.HaveSVE.0" file="shared_pseudocode.xml" hover="function: boolean HaveSVE()">HaveSVE</a>() && !<a link="impl-aarch64.HaveSME.0" file="shared_pseudocode.xml" hover="function: boolean HaveSME()">HaveSME</a>() then UNDEFINED;
|
|
constant integer esize = 64;
|
|
integer dn = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rdn);
|
|
bits(5) pat = pattern;
|
|
integer imm = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(imm4) + 1;
|
|
boolean unsigned = FALSE;
|
|
integer ssize = 32;</pstext>
|
|
</ps>
|
|
</ps_section>
|
|
</iclass>
|
|
<iclass name="64-bit" oneof="2" id="iclass_64_fsreg" no_encodings="1" isa="A64">
|
|
<docvars>
|
|
<docvar key="atomic-ops" value="SQDECD-64-fsreg" />
|
|
<docvar key="instr-class" value="sve" />
|
|
<docvar key="isa" value="A64" />
|
|
<docvar key="mnemonic" value="SQDECD" />
|
|
<docvar key="reg-type" value="64-fsreg" />
|
|
<docvar key="sve-esize" value="esize-doubleword" />
|
|
</docvars>
|
|
<iclassintro count="1"></iclassintro>
|
|
<regdiagram form="32" psname="SQDECD-R.RS-X" tworows="1">
|
|
<box hibit="31" width="8" settings="8">
|
|
<c>0</c>
|
|
<c>0</c>
|
|
<c>0</c>
|
|
<c>0</c>
|
|
<c>0</c>
|
|
<c>1</c>
|
|
<c>0</c>
|
|
<c>0</c>
|
|
</box>
|
|
<box hibit="23" name="size<1>" usename="1" settings="1">
|
|
<c>1</c>
|
|
</box>
|
|
<box hibit="22" name="size<0>" usename="1" settings="1">
|
|
<c>1</c>
|
|
</box>
|
|
<box hibit="21" settings="1">
|
|
<c>1</c>
|
|
</box>
|
|
<box hibit="20" name="sf" usename="1" settings="1">
|
|
<c>1</c>
|
|
</box>
|
|
<box hibit="19" width="4" name="imm4" usename="1">
|
|
<c colspan="4"></c>
|
|
</box>
|
|
<box hibit="15" width="4" settings="4">
|
|
<c>1</c>
|
|
<c>1</c>
|
|
<c>1</c>
|
|
<c>1</c>
|
|
</box>
|
|
<box hibit="11" name="D" usename="1" settings="1">
|
|
<c>1</c>
|
|
</box>
|
|
<box hibit="10" name="U" usename="1" settings="1">
|
|
<c>0</c>
|
|
</box>
|
|
<box hibit="9" width="5" name="pattern" usename="1">
|
|
<c colspan="5"></c>
|
|
</box>
|
|
<box hibit="4" width="5" name="Rdn" usename="1">
|
|
<c colspan="5"></c>
|
|
</box>
|
|
</regdiagram>
|
|
<encoding name="sqdecd_r_rs_x" oneofinclass="1" oneof="2" label="">
|
|
<docvars>
|
|
<docvar key="atomic-ops" value="SQDECD-64-fsreg" />
|
|
<docvar key="instr-class" value="sve" />
|
|
<docvar key="isa" value="A64" />
|
|
<docvar key="mnemonic" value="SQDECD" />
|
|
<docvar key="reg-type" value="64-fsreg" />
|
|
<docvar key="sve-esize" value="esize-doubleword" />
|
|
</docvars>
|
|
<asmtemplate><text>SQDECD </text><a link="sa_xdn" hover="64-bit source and destination general-purpose register (field "Rdn")"><Xdn></a><text>{</text><text>, </text><a link="sa_pattern" hover="Optional pattern specifier, default ALL (field "pattern") [#uimm5,ALL,MUL3,MUL4,POW2,VL1,VL2,VL3,VL4,VL5,VL6,VL7,VL8,VL16,VL32,VL64,VL128,VL256]"><pattern></a><text>{</text><text>, MUL #</text><a link="sa_imm" hover="Immediate multiplier [1-16], default 1 (field "imm4")"><imm></a><text>}</text><text>}</text></asmtemplate>
|
|
</encoding>
|
|
<ps_section howmany="1">
|
|
<ps name="SQDECD-R.RS-X" mylink="SQDECD-R.RS-X" enclabels="" sections="1" secttype="noheading">
|
|
<pstext mayhavelinks="1" section="Decode" rep_section="decode">if !<a link="impl-aarch64.HaveSVE.0" file="shared_pseudocode.xml" hover="function: boolean HaveSVE()">HaveSVE</a>() && !<a link="impl-aarch64.HaveSME.0" file="shared_pseudocode.xml" hover="function: boolean HaveSME()">HaveSME</a>() then UNDEFINED;
|
|
constant integer esize = 64;
|
|
integer dn = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rdn);
|
|
bits(5) pat = pattern;
|
|
integer imm = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(imm4) + 1;
|
|
boolean unsigned = FALSE;
|
|
integer ssize = 64;</pstext>
|
|
</ps>
|
|
</ps_section>
|
|
</iclass>
|
|
</classes>
|
|
<explanations scope="all">
|
|
<explanation enclist="sqdecd_r_rs_sx, sqdecd_r_rs_x" symboldefcount="1">
|
|
<symbol link="sa_xdn"><Xdn></symbol>
|
|
<account encodedin="Rdn">
|
|
<intro>
|
|
<para>Is the 64-bit name of the source and destination general-purpose register, encoded in the "Rdn" field.</para>
|
|
</intro>
|
|
</account>
|
|
</explanation>
|
|
<explanation enclist="sqdecd_r_rs_sx" symboldefcount="1">
|
|
<symbol link="sa_wdn"><Wdn></symbol>
|
|
<account encodedin="Rdn">
|
|
<intro>
|
|
<para>Is the 32-bit name of the source and destination general-purpose register, encoded in the "Rdn" field.</para>
|
|
</intro>
|
|
</account>
|
|
</explanation>
|
|
<explanation enclist="sqdecd_r_rs_sx, sqdecd_r_rs_x" symboldefcount="1">
|
|
<symbol link="sa_pattern"><pattern></symbol>
|
|
<definition encodedin="pattern">
|
|
<intro>Is the optional pattern specifier, defaulting to ALL, </intro>
|
|
<table class="valuetable">
|
|
<tgroup cols="2">
|
|
<thead>
|
|
<row>
|
|
<entry class="bitfield">pattern</entry>
|
|
<entry class="symbol"><pattern></entry>
|
|
</row>
|
|
</thead>
|
|
<tbody>
|
|
<row>
|
|
<entry class="bitfield">00000</entry>
|
|
<entry class="symbol">POW2</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">00001</entry>
|
|
<entry class="symbol">VL1</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">00010</entry>
|
|
<entry class="symbol">VL2</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">00011</entry>
|
|
<entry class="symbol">VL3</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">00100</entry>
|
|
<entry class="symbol">VL4</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">00101</entry>
|
|
<entry class="symbol">VL5</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">00110</entry>
|
|
<entry class="symbol">VL6</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">00111</entry>
|
|
<entry class="symbol">VL7</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">01000</entry>
|
|
<entry class="symbol">VL8</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">01001</entry>
|
|
<entry class="symbol">VL16</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">01010</entry>
|
|
<entry class="symbol">VL32</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">01011</entry>
|
|
<entry class="symbol">VL64</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">01100</entry>
|
|
<entry class="symbol">VL128</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">01101</entry>
|
|
<entry class="symbol">VL256</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">0111x</entry>
|
|
<entry class="symbol">#uimm5</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">101x1</entry>
|
|
<entry class="symbol">#uimm5</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">10110</entry>
|
|
<entry class="symbol">#uimm5</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">1x0x1</entry>
|
|
<entry class="symbol">#uimm5</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">1x010</entry>
|
|
<entry class="symbol">#uimm5</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">1xx00</entry>
|
|
<entry class="symbol">#uimm5</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">11101</entry>
|
|
<entry class="symbol">MUL4</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">11110</entry>
|
|
<entry class="symbol">MUL3</entry>
|
|
</row>
|
|
<row>
|
|
<entry class="bitfield">11111</entry>
|
|
<entry class="symbol">ALL</entry>
|
|
</row>
|
|
</tbody>
|
|
</tgroup>
|
|
</table>
|
|
</definition>
|
|
</explanation>
|
|
<explanation enclist="sqdecd_r_rs_sx, sqdecd_r_rs_x" symboldefcount="1">
|
|
<symbol link="sa_imm"><imm></symbol>
|
|
<account encodedin="imm4">
|
|
<intro>
|
|
<para>Is the immediate multiplier, in the range 1 to 16, defaulting to 1, encoded in the "imm4" field.</para>
|
|
</intro>
|
|
</account>
|
|
</explanation>
|
|
</explanations>
|
|
<ps_section howmany="1">
|
|
<ps name="SQDECD-R.RS-SX" mylink="execute" enclabels="" sections="1" secttype="Operation">
|
|
<pstext mayhavelinks="1" section="Execute" rep_section="execute"><a link="impl-aarch64.CheckSVEEnabled.0" file="shared_pseudocode.xml" hover="function: CheckSVEEnabled()">CheckSVEEnabled</a>();
|
|
integer count = <a link="impl-aarch64.DecodePredCount.2" file="shared_pseudocode.xml" hover="function: integer DecodePredCount(bits(5) pattern, integer esize)">DecodePredCount</a>(pat, esize);
|
|
bits(ssize) operand1 = <a link="impl-aarch64.X.read.2" file="shared_pseudocode.xml" hover="accessor: bits(width) X[integer n, integer width]">X</a>[dn, ssize];
|
|
bits(ssize) result;
|
|
|
|
integer element1 = <a link="impl-shared.Int.2" file="shared_pseudocode.xml" hover="function: integer Int(bits(N) x, boolean unsigned)">Int</a>(operand1, unsigned);
|
|
(result, -) = <a link="impl-shared.SatQ.3" file="shared_pseudocode.xml" hover="function: (bits(N), boolean) SatQ(integer i, integer N, boolean unsigned)">SatQ</a>(element1 - (count * imm), ssize, unsigned);
|
|
<a link="impl-aarch64.X.write.2" file="shared_pseudocode.xml" hover="accessor: X[integer n, integer width] = bits(width) value">X</a>[dn, 64] = <a link="impl-shared.Extend.3" file="shared_pseudocode.xml" hover="function: bits(N) Extend(bits(M) x, integer N, boolean unsigned)">Extend</a>(result, 64, unsigned);</pstext>
|
|
</ps>
|
|
</ps_section>
|
|
</instructionsection>
|