mirror of
https://github.com/pound-emu/ballistic.git
synced 2026-01-31 01:15:21 +01:00
170 lines
8.5 KiB
XML
170 lines
8.5 KiB
XML
<?xml version="1.0" encoding="utf-8"?>
|
||
<?xml-stylesheet type="text/xsl" encoding="UTF-8" href="iform.xsl" version="1.0"?>
|
||
<!DOCTYPE instructionsection PUBLIC "-//ARM//DTD instructionsection //EN" "iform-p.dtd">
|
||
<!-- Copyright (c) 2010-2022 Arm Limited or its affiliates. All rights reserved. -->
|
||
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
|
||
|
||
<instructionsection id="fcpy_z_p_i" title="FCPY" type="instruction">
|
||
<docvars>
|
||
<docvar key="instr-class" value="sve" />
|
||
<docvar key="isa" value="A64" />
|
||
<docvar key="mnemonic" value="FCPY" />
|
||
</docvars>
|
||
<heading>FCPY</heading>
|
||
<desc>
|
||
<brief>Copy 8-bit floating-point immediate to vector elements (predicated)</brief>
|
||
<description>
|
||
<para>Copy a floating-point immediate into each active element in the destination vector. Inactive elements in the destination vector register remain unmodified.</para>
|
||
</description>
|
||
<status>Green</status>
|
||
<predicated>True</predicated>
|
||
<takes_movprfx>True</takes_movprfx>
|
||
<takes_pred_movprfx>True</takes_pred_movprfx>
|
||
</desc>
|
||
<alias_list howmany="1">
|
||
<alias_list_intro>This instruction is used by the alias </alias_list_intro>
|
||
<aliasref aliaspageid="FMOV_fcpy_z_p_i" aliasfile="fmov_fcpy_z_p_i.xml" hover="Move 8-bit floating-point immediate to vector elements (predicated)" punct=".">
|
||
<text>FMOV (immediate, predicated)</text>
|
||
<aliaspref>Unconditionally</aliaspref>
|
||
</aliasref>
|
||
<alias_list_outro> The alias is always the preferred disassembly.</alias_list_outro>
|
||
</alias_list>
|
||
<classes>
|
||
<iclass name="SVE" oneof="1" id="iclass_sve" no_encodings="1" isa="A64">
|
||
<docvars>
|
||
<docvar key="instr-class" value="sve" />
|
||
<docvar key="isa" value="A64" />
|
||
<docvar key="mnemonic" value="FCPY" />
|
||
</docvars>
|
||
<iclassintro count="1"></iclassintro>
|
||
<regdiagram form="32" psname="FCPY-Z.P.I-_">
|
||
<box hibit="31" width="8" settings="8">
|
||
<c>0</c>
|
||
<c>0</c>
|
||
<c>0</c>
|
||
<c>0</c>
|
||
<c>0</c>
|
||
<c>1</c>
|
||
<c>0</c>
|
||
<c>1</c>
|
||
</box>
|
||
<box hibit="23" width="2" name="size" usename="1">
|
||
<c colspan="2"></c>
|
||
</box>
|
||
<box hibit="21" width="2" settings="2">
|
||
<c>0</c>
|
||
<c>1</c>
|
||
</box>
|
||
<box hibit="19" width="4" name="Pg" usename="1">
|
||
<c colspan="4"></c>
|
||
</box>
|
||
<box hibit="15" width="3" settings="3">
|
||
<c>1</c>
|
||
<c>1</c>
|
||
<c>0</c>
|
||
</box>
|
||
<box hibit="12" width="8" name="imm8" usename="1">
|
||
<c colspan="8"></c>
|
||
</box>
|
||
<box hibit="4" width="5" name="Zd" usename="1">
|
||
<c colspan="5"></c>
|
||
</box>
|
||
</regdiagram>
|
||
<encoding name="fcpy_z_p_i_" oneofinclass="1" oneof="1" label="">
|
||
<docvars>
|
||
<docvar key="instr-class" value="sve" />
|
||
<docvar key="isa" value="A64" />
|
||
<docvar key="mnemonic" value="FCPY" />
|
||
</docvars>
|
||
<asmtemplate><text>FCPY </text><a link="sa_zd" hover="Destination scalable vector register (field "Zd")"><Zd></a><text>.</text><a link="sa_t" hover="Size specifier (field "size") [D,H,S]"><T></a><text>, </text><a link="sa_pg" hover="Governing scalable predicate register (field "Pg")"><Pg></a><text>/M, #</text><a link="sa_const" hover="Floating-point immediate value expressable as ±n÷16×2^r (field "imm8")"><const></a></asmtemplate>
|
||
</encoding>
|
||
<ps_section howmany="1">
|
||
<ps name="FCPY-Z.P.I-_" mylink="FCPY-Z.P.I-_" enclabels="" sections="1" secttype="noheading">
|
||
<pstext mayhavelinks="1" section="Decode" rep_section="decode">if !<a link="impl-aarch64.HaveSVE.0" file="shared_pseudocode.xml" hover="function: boolean HaveSVE()">HaveSVE</a>() && !<a link="impl-aarch64.HaveSME.0" file="shared_pseudocode.xml" hover="function: boolean HaveSME()">HaveSME</a>() then UNDEFINED;
|
||
if size == '00' then UNDEFINED;
|
||
constant integer esize = 8 << <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(size);
|
||
integer g = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Pg);
|
||
integer d = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Zd);
|
||
bits(esize) imm = <a link="impl-shared.VFPExpandImm.2" file="shared_pseudocode.xml" hover="function: bits(N) VFPExpandImm(bits(8) imm8, integer N)">VFPExpandImm</a>(imm8, esize);</pstext>
|
||
</ps>
|
||
</ps_section>
|
||
</iclass>
|
||
</classes>
|
||
<explanations scope="all">
|
||
<explanation enclist="fcpy_z_p_i_" symboldefcount="1">
|
||
<symbol link="sa_zd"><Zd></symbol>
|
||
<account encodedin="Zd">
|
||
<intro>
|
||
<para>Is the name of the destination scalable vector register, encoded in the "Zd" field.</para>
|
||
</intro>
|
||
</account>
|
||
</explanation>
|
||
<explanation enclist="fcpy_z_p_i_" symboldefcount="1">
|
||
<symbol link="sa_t"><T></symbol>
|
||
<definition encodedin="size">
|
||
<intro>Is the size specifier, </intro>
|
||
<table class="valuetable">
|
||
<tgroup cols="2">
|
||
<thead>
|
||
<row>
|
||
<entry class="bitfield">size</entry>
|
||
<entry class="symbol"><T></entry>
|
||
</row>
|
||
</thead>
|
||
<tbody>
|
||
<row>
|
||
<entry class="bitfield">00</entry>
|
||
<entry class="symbol">RESERVED</entry>
|
||
</row>
|
||
<row>
|
||
<entry class="bitfield">01</entry>
|
||
<entry class="symbol">H</entry>
|
||
</row>
|
||
<row>
|
||
<entry class="bitfield">10</entry>
|
||
<entry class="symbol">S</entry>
|
||
</row>
|
||
<row>
|
||
<entry class="bitfield">11</entry>
|
||
<entry class="symbol">D</entry>
|
||
</row>
|
||
</tbody>
|
||
</tgroup>
|
||
</table>
|
||
</definition>
|
||
</explanation>
|
||
<explanation enclist="fcpy_z_p_i_" symboldefcount="1">
|
||
<symbol link="sa_pg"><Pg></symbol>
|
||
<account encodedin="Pg">
|
||
<intro>
|
||
<para>Is the name of the governing scalable predicate register, encoded in the "Pg" field.</para>
|
||
</intro>
|
||
</account>
|
||
</explanation>
|
||
<explanation enclist="fcpy_z_p_i_" symboldefcount="1">
|
||
<symbol link="sa_const"><const></symbol>
|
||
<account encodedin="imm8">
|
||
<intro>
|
||
<para>Is a floating-point immediate value expressable as ±n÷16×2^r, where n and r are integers such that 16 ≤ n ≤ 31 and -3 ≤ r ≤ 4, i.e. a normalized binary floating-point encoding with 1 sign bit, 3-bit exponent, and 4-bit fractional part, encoded in the "imm8" field.</para>
|
||
</intro>
|
||
</account>
|
||
</explanation>
|
||
</explanations>
|
||
<ps_section howmany="1">
|
||
<ps name="FCPY-Z.P.I-_" mylink="execute" enclabels="" sections="1" secttype="Operation">
|
||
<pstext mayhavelinks="1" section="Execute" rep_section="execute"><a link="impl-aarch64.CheckSVEEnabled.0" file="shared_pseudocode.xml" hover="function: CheckSVEEnabled()">CheckSVEEnabled</a>();
|
||
constant integer VL = <a link="impl-aarch64.CurrentVL.read.none" file="shared_pseudocode.xml" hover="accessor: integer CurrentVL">CurrentVL</a>;
|
||
constant integer PL = VL DIV 8;
|
||
constant integer elements = VL DIV esize;
|
||
bits(PL) mask = <a link="impl-aarch64.P.read.2" file="shared_pseudocode.xml" hover="accessor: bits(width) P[integer n, integer width]">P</a>[g, PL];
|
||
bits(VL) result = <a link="impl-aarch64.Z.read.2" file="shared_pseudocode.xml" hover="accessor: bits(width) Z[integer n, integer width]">Z</a>[d, VL];
|
||
|
||
for e = 0 to elements-1
|
||
if <a link="impl-aarch64.ActivePredicateElement.3" file="shared_pseudocode.xml" hover="function: boolean ActivePredicateElement(bits(N) pred, integer e, integer esize)">ActivePredicateElement</a>(mask, e, esize) then
|
||
<a link="impl-shared.Elem.write.3" file="shared_pseudocode.xml" hover="accessor: Elem[bits(N) &vector, integer e, integer size] = bits(size) value">Elem</a>[result, e, esize] = imm;
|
||
|
||
<a link="impl-aarch64.Z.write.2" file="shared_pseudocode.xml" hover="accessor: Z[integer n, integer width] = bits(width) value">Z</a>[d, VL] = result;</pstext>
|
||
</ps>
|
||
</ps_section>
|
||
</instructionsection>
|