Jeffrey Walton
fee14910ea
Move M128_CAST and CONST_M128_CAST to config_asm.h
2021-04-20 01:48:03 -04:00
Jeffrey Walton
e007e98501
Update comments
2020-04-11 08:36:02 -04:00
Jeffrey Walton
fa23a5ba16
Presplat SIMON and SPECK keys on Intel machines
2020-04-10 23:54:31 -04:00
Jeffrey Walton
38df1c0024
Use VecSplatWord instaed of VecSplats
2020-04-08 21:43:28 -04:00
Jeffrey Walton
8d1760a8f9
Use vec_splat instead of load and permute
2020-04-08 21:22:34 -04:00
Jeffrey Walton
1bf683dd46
Update comments in ppc_simd.h
2020-04-08 18:47:44 -04:00
Jeffrey Walton
90491aab6d
Fis MSVC compile due to lack of ssize_t
2020-04-08 17:35:46 -04:00
Jeffrey Walton
9600d2cdff
Use reinterpret_cast for subkey
2020-04-08 09:33:39 -04:00
Jeffrey Walton
db93b9ee06
Update documentation
2020-04-08 08:57:09 -04:00
Jeffrey Walton
7b7cf2d70e
Add 32-bit Altivec implementation of Speck128
2020-04-07 14:15:46 -04:00
Jeffrey Walton
57ba87bdc9
Add 64-bit overload for VecLoadAligned
2020-04-05 09:51:34 -04:00
Jeffrey Walton
c831d6ffee
Pre-splat SIMON and SPECK keys when appropriate for Altivec (PR #910 )
...
SIMON and SPECK keys can be pre-splatted in the forward direction when Altivec instructions will be used. Pre-splatting does not work for the reverse transformation. It breaks modes like CBC, so the speed-up is only applied to the forward transformation.
2019-10-28 01:12:58 -04:00
Jeffrey Walton
6da6b7f5ac
Enable Power7 for Simon and Speck (PR #909 )
2019-10-27 14:02:41 -04:00
Jeffrey Walton
77d6eab86b
Fix MS ARM64 compile
2019-10-16 21:39:21 -04:00
Jeffrey Walton
60eedb97ba
Fix ARM headers and Android compile (PR #896 )
...
* Test fix ARM headers
This problem has been festering for some time. The header file includes are slightly different than the ISA options. Some platforms need an include, others don't.
* Fix cryptest-android.sh and cryptest-ios.sh
* Fix MSVC ARM32 and ARM64 compile
* Split ARM32 and ARM64 recipes in GNUmakefile
2019-10-16 21:00:45 -04:00
Jeffrey Walton
a7f2796dda
Update comments
2019-07-21 22:21:10 -04:00
Jeffrey Walton
eeb7dadc76
Fix missing _mm_roti_epi32 and _mm_roti_epi64 under GCC (GH #859 )
2019-07-02 19:10:11 -04:00
Jeffrey Walton
fbbf0a08e8
Add missing XOP header for blake2b_simd.cpp (GH #859 )
...
The Gentoo folks caught a bug at https://bugs.gentoo.org/689162 . The 689162 bug uses -march=bdver1 -msse4.1 on a AMD Bulldozer machine.
Investigating the issue we are missing the XOP header blake2b_simd.cpp. However, adding the XOP header is not enough for this particular config. Four source files fail to compile with the expected headers. We are waiting on the GCC folks to get back to us with a fix.
2019-07-02 16:55:00 -04:00
Jeffrey Walton
fd2fd0c199
Remove unneeded permutes
...
Loading byte arrays does not suffer the endian swaps.
2019-04-27 23:09:30 -04:00
Jeffrey Walton
df4fc3faee
Cleanup headers after Microsoft ARM64 port
2019-01-04 11:43:38 -05:00
Jeffrey Walton
822ca11579
Cleanup headers after Microsoft ARM64 port
2019-01-04 11:33:28 -05:00
Jeffrey Walton
02f7fda54b
Fix <arm_neon.h> include for ARM64 with MSVC compiler (GH #776 )
2019-01-04 11:25:55 -05:00
Jeffrey Walton
a20c56ea49
Fix SIMON128 and SPECK128 NEON compile with MSVC compiler (GH #776 )
2019-01-03 20:06:39 -05:00
Jeffrey Walton
a9bd504b2f
Fix SPECK build when SSSE3 not available
2018-12-29 00:45:57 -05:00
Jeffrey Walton
b9688ec5e6
Fix "explicit template specialization cannot have a storage class" on Aarch64 debug builds
2018-12-26 13:24:54 -05:00
Jeffrey Walton
f6e04e5f33
Rename PPC vector functions from VectorFunc to VecFunc
2018-11-15 15:17:49 -05:00
Jeffrey Walton
27b61d8752
Add CRYPTOPP_INLINE to SIMON and SPECk for debugging
2018-11-13 00:02:34 -05:00
Jeffrey Walton
a0608a6b80
Port SPECK64 to Altivec
...
SPECK64 runs about 4x faster than C++ for POWER4 and friends. If POWER7 is available it goes back to full speed due to efficient unaligned loads
2018-11-12 20:56:15 -05:00
Jeffrey Walton
896225069d
Rename files with dashes to underscores (GH #736 )
...
Also see https://groups.google.com/forum/#!topic/cryptopp-users/HBz-6gZZFOA on the mailing list
2018-11-10 08:00:14 -05:00
