2007-11-17 17:14:51 +00:00
|
|
|
/*
|
|
|
|
* Misc ARM declarations
|
|
|
|
*
|
|
|
|
* Copyright (c) 2006 CodeSourcery.
|
|
|
|
* Written by Paul Brook
|
|
|
|
*
|
|
|
|
* This code is licenced under the LGPL.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef ARM_MISC_H
|
|
|
|
#define ARM_MISC_H 1
|
|
|
|
|
|
|
|
/* The CPU is also modeled as an interrupt controller. */
|
|
|
|
#define ARM_PIC_CPU_IRQ 0
|
|
|
|
#define ARM_PIC_CPU_FIQ 1
|
|
|
|
qemu_irq *arm_pic_init_cpu(CPUState *env);
|
|
|
|
|
|
|
|
/* armv7m.c */
|
|
|
|
qemu_irq *armv7m_init(int flash_size, int sram_size,
|
|
|
|
const char *kernel_filename, const char *cpu_model);
|
|
|
|
|
|
|
|
/* arm_boot.c */
|
2008-04-14 20:27:51 +00:00
|
|
|
struct arm_boot_info {
|
|
|
|
int ram_size;
|
|
|
|
const char *kernel_filename;
|
|
|
|
const char *kernel_cmdline;
|
|
|
|
const char *initrd_filename;
|
2009-10-01 21:12:16 +00:00
|
|
|
target_phys_addr_t loader_start;
|
|
|
|
target_phys_addr_t smp_loader_start;
|
2009-11-19 16:45:21 +00:00
|
|
|
target_phys_addr_t smp_priv_base;
|
2008-04-14 20:27:51 +00:00
|
|
|
int nb_cpus;
|
|
|
|
int board_id;
|
|
|
|
int (*atag_board)(struct arm_boot_info *info, void *p);
|
2009-11-11 18:07:53 +00:00
|
|
|
/* Used internally by arm_boot.c */
|
|
|
|
int is_linux;
|
|
|
|
target_phys_addr_t initrd_size;
|
|
|
|
target_phys_addr_t entry;
|
2008-04-14 20:27:51 +00:00
|
|
|
};
|
|
|
|
void arm_load_kernel(CPUState *env, struct arm_boot_info *info);
|
2007-11-17 17:14:51 +00:00
|
|
|
|
2008-08-30 09:51:20 +00:00
|
|
|
/* Multiplication factor to convert from system clock ticks to qemu timer
|
|
|
|
ticks. */
|
2008-09-17 19:04:14 +00:00
|
|
|
extern int system_clock_scale;
|
2007-11-17 17:14:51 +00:00
|
|
|
|
|
|
|
#endif /* !ARM_MISC_H */
|