2009-05-19 15:17:58 +00:00
|
|
|
#ifndef CPU_COMMON_H
|
|
|
|
#define CPU_COMMON_H 1
|
|
|
|
|
2011-11-22 10:06:26 +00:00
|
|
|
/* CPU interfaces that are target independent. */
|
2009-05-19 15:17:58 +00:00
|
|
|
|
2013-05-28 12:02:38 +00:00
|
|
|
#ifndef CONFIG_USER_ONLY
|
2012-12-17 17:19:49 +00:00
|
|
|
#include "exec/hwaddr.h"
|
2013-05-28 12:02:38 +00:00
|
|
|
#endif
|
2010-04-01 17:57:10 +00:00
|
|
|
|
|
|
|
#ifndef NEED_CPU_H
|
2012-12-17 17:19:49 +00:00
|
|
|
#include "exec/poison.h"
|
2010-04-01 17:57:10 +00:00
|
|
|
#endif
|
|
|
|
|
2012-12-17 17:20:00 +00:00
|
|
|
#include "qemu/bswap.h"
|
|
|
|
#include "qemu/queue.h"
|
2015-07-03 14:18:24 +00:00
|
|
|
#include "qemu/fprintf-fn.h"
|
|
|
|
#include "qemu/typedefs.h"
|
2009-05-19 15:17:58 +00:00
|
|
|
|
2012-12-16 01:17:02 +00:00
|
|
|
/**
|
|
|
|
* CPUListState:
|
|
|
|
* @cpu_fprintf: Print function.
|
|
|
|
* @file: File to print to using @cpu_fprint.
|
|
|
|
*
|
|
|
|
* State commonly used for iterating over CPU models.
|
|
|
|
*/
|
|
|
|
typedef struct CPUListState {
|
|
|
|
fprintf_function cpu_fprintf;
|
|
|
|
FILE *file;
|
|
|
|
} CPUListState;
|
|
|
|
|
2014-07-07 10:23:56 +00:00
|
|
|
typedef enum MMUAccessType {
|
|
|
|
MMU_DATA_LOAD = 0,
|
|
|
|
MMU_DATA_STORE = 1,
|
|
|
|
MMU_INST_FETCH = 2
|
|
|
|
} MMUAccessType;
|
|
|
|
|
2010-03-12 16:54:58 +00:00
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
|
|
|
2010-12-08 11:05:36 +00:00
|
|
|
enum device_endian {
|
|
|
|
DEVICE_NATIVE_ENDIAN,
|
|
|
|
DEVICE_BIG_ENDIAN,
|
|
|
|
DEVICE_LITTLE_ENDIAN,
|
|
|
|
};
|
|
|
|
|
2009-05-19 15:17:58 +00:00
|
|
|
/* address in the RAM (different from a physical address) */
|
2012-10-04 10:36:04 +00:00
|
|
|
#if defined(CONFIG_XEN_BACKEND)
|
2011-07-20 08:17:42 +00:00
|
|
|
typedef uint64_t ram_addr_t;
|
|
|
|
# define RAM_ADDR_MAX UINT64_MAX
|
|
|
|
# define RAM_ADDR_FMT "%" PRIx64
|
|
|
|
#else
|
2012-03-02 22:30:02 +00:00
|
|
|
typedef uintptr_t ram_addr_t;
|
|
|
|
# define RAM_ADDR_MAX UINTPTR_MAX
|
|
|
|
# define RAM_ADDR_FMT "%" PRIxPTR
|
2011-07-20 08:17:42 +00:00
|
|
|
#endif
|
2009-05-19 15:17:58 +00:00
|
|
|
|
2014-05-14 09:43:05 +00:00
|
|
|
extern ram_addr_t ram_size;
|
2014-11-17 05:11:08 +00:00
|
|
|
ram_addr_t get_current_ram_size(void);
|
2014-05-14 09:43:05 +00:00
|
|
|
|
2009-05-19 15:17:58 +00:00
|
|
|
/* memory API */
|
|
|
|
|
2012-10-23 10:30:10 +00:00
|
|
|
typedef void CPUWriteMemoryFunc(void *opaque, hwaddr addr, uint32_t value);
|
|
|
|
typedef uint32_t CPUReadMemoryFunc(void *opaque, hwaddr addr);
|
2009-05-19 15:17:58 +00:00
|
|
|
|
2011-03-02 07:56:19 +00:00
|
|
|
void qemu_ram_remap(ram_addr_t addr, ram_addr_t length);
|
2009-05-19 15:17:58 +00:00
|
|
|
/* This should not be used by devices. */
|
2013-05-06 12:36:15 +00:00
|
|
|
MemoryRegion *qemu_ram_addr_from_host(void *ptr, ram_addr_t *ram_addr);
|
2011-12-20 13:59:12 +00:00
|
|
|
void qemu_ram_set_idstr(ram_addr_t addr, const char *name, DeviceState *dev);
|
2014-04-02 07:13:26 +00:00
|
|
|
void qemu_ram_unset_idstr(ram_addr_t addr);
|
2009-05-19 15:17:58 +00:00
|
|
|
|
2012-10-23 10:30:10 +00:00
|
|
|
void cpu_physical_memory_rw(hwaddr addr, uint8_t *buf,
|
2009-05-19 15:17:58 +00:00
|
|
|
int len, int is_write);
|
2012-10-23 10:30:10 +00:00
|
|
|
static inline void cpu_physical_memory_read(hwaddr addr,
|
2011-04-10 15:28:56 +00:00
|
|
|
void *buf, int len)
|
2009-05-19 15:17:58 +00:00
|
|
|
{
|
|
|
|
cpu_physical_memory_rw(addr, buf, len, 0);
|
|
|
|
}
|
2012-10-23 10:30:10 +00:00
|
|
|
static inline void cpu_physical_memory_write(hwaddr addr,
|
2011-04-10 15:28:56 +00:00
|
|
|
const void *buf, int len)
|
2009-05-19 15:17:58 +00:00
|
|
|
{
|
2011-04-10 15:28:56 +00:00
|
|
|
cpu_physical_memory_rw(addr, (void *)buf, len, 1);
|
2009-05-19 15:17:58 +00:00
|
|
|
}
|
2012-10-23 10:30:10 +00:00
|
|
|
void *cpu_physical_memory_map(hwaddr addr,
|
|
|
|
hwaddr *plen,
|
2009-05-19 15:17:58 +00:00
|
|
|
int is_write);
|
2012-10-23 10:30:10 +00:00
|
|
|
void cpu_physical_memory_unmap(void *buffer, hwaddr len,
|
|
|
|
int is_write, hwaddr access_len);
|
2015-03-16 09:03:37 +00:00
|
|
|
void cpu_register_map_client(QEMUBH *bh);
|
|
|
|
void cpu_unregister_map_client(QEMUBH *bh);
|
2009-05-19 15:17:58 +00:00
|
|
|
|
2012-10-23 10:30:10 +00:00
|
|
|
bool cpu_physical_memory_is_io(hwaddr phys_addr);
|
2012-05-07 04:04:18 +00:00
|
|
|
|
2010-03-21 19:47:13 +00:00
|
|
|
/* Coalesced MMIO regions are areas where write operations can be reordered.
|
|
|
|
* This usually implies that write operations are side-effect free. This allows
|
|
|
|
* batching which can make a major impact on performance when using
|
|
|
|
* virtualization.
|
|
|
|
*/
|
|
|
|
void qemu_flush_coalesced_mmio_buffer(void);
|
|
|
|
|
2013-12-17 04:05:40 +00:00
|
|
|
uint32_t ldub_phys(AddressSpace *as, hwaddr addr);
|
2013-12-17 04:33:56 +00:00
|
|
|
uint32_t lduw_le_phys(AddressSpace *as, hwaddr addr);
|
|
|
|
uint32_t lduw_be_phys(AddressSpace *as, hwaddr addr);
|
2013-11-15 13:46:38 +00:00
|
|
|
uint32_t ldl_le_phys(AddressSpace *as, hwaddr addr);
|
|
|
|
uint32_t ldl_be_phys(AddressSpace *as, hwaddr addr);
|
2013-12-17 04:05:40 +00:00
|
|
|
uint64_t ldq_le_phys(AddressSpace *as, hwaddr addr);
|
|
|
|
uint64_t ldq_be_phys(AddressSpace *as, hwaddr addr);
|
2013-12-17 05:29:06 +00:00
|
|
|
void stb_phys(AddressSpace *as, hwaddr addr, uint32_t val);
|
2013-12-17 05:22:06 +00:00
|
|
|
void stw_le_phys(AddressSpace *as, hwaddr addr, uint32_t val);
|
|
|
|
void stw_be_phys(AddressSpace *as, hwaddr addr, uint32_t val);
|
2013-12-17 05:07:29 +00:00
|
|
|
void stl_le_phys(AddressSpace *as, hwaddr addr, uint32_t val);
|
|
|
|
void stl_be_phys(AddressSpace *as, hwaddr addr, uint32_t val);
|
2013-11-27 23:11:44 +00:00
|
|
|
void stq_le_phys(AddressSpace *as, hwaddr addr, uint64_t val);
|
|
|
|
void stq_be_phys(AddressSpace *as, hwaddr addr, uint64_t val);
|
2009-10-01 21:12:16 +00:00
|
|
|
|
2011-07-14 15:22:20 +00:00
|
|
|
#ifdef NEED_CPU_H
|
2013-12-17 04:33:56 +00:00
|
|
|
uint32_t lduw_phys(AddressSpace *as, hwaddr addr);
|
2013-11-15 13:46:38 +00:00
|
|
|
uint32_t ldl_phys(AddressSpace *as, hwaddr addr);
|
2013-12-17 04:05:40 +00:00
|
|
|
uint64_t ldq_phys(AddressSpace *as, hwaddr addr);
|
2013-11-28 09:13:41 +00:00
|
|
|
void stl_phys_notdirty(AddressSpace *as, hwaddr addr, uint32_t val);
|
2013-12-17 05:22:06 +00:00
|
|
|
void stw_phys(AddressSpace *as, hwaddr addr, uint32_t val);
|
2013-12-17 05:07:29 +00:00
|
|
|
void stl_phys(AddressSpace *as, hwaddr addr, uint32_t val);
|
2013-11-27 23:11:44 +00:00
|
|
|
void stq_phys(AddressSpace *as, hwaddr addr, uint64_t val);
|
2011-07-14 15:22:20 +00:00
|
|
|
#endif
|
|
|
|
|
2013-12-13 06:28:52 +00:00
|
|
|
void cpu_physical_memory_write_rom(AddressSpace *as, hwaddr addr,
|
2009-05-19 15:17:58 +00:00
|
|
|
const uint8_t *buf, int len);
|
2013-12-11 13:17:44 +00:00
|
|
|
void cpu_flush_icache_range(hwaddr start, int len);
|
2009-05-19 15:17:58 +00:00
|
|
|
|
2012-01-01 22:32:15 +00:00
|
|
|
extern struct MemoryRegion io_mem_rom;
|
|
|
|
extern struct MemoryRegion io_mem_notdirty;
|
2009-05-19 15:17:58 +00:00
|
|
|
|
2015-05-21 12:24:13 +00:00
|
|
|
typedef int (RAMBlockIterFunc)(const char *block_name, void *host_addr,
|
2013-06-26 01:35:34 +00:00
|
|
|
ram_addr_t offset, ram_addr_t length, void *opaque);
|
|
|
|
|
2015-05-21 12:24:13 +00:00
|
|
|
int qemu_ram_foreach_block(RAMBlockIterFunc func, void *opaque);
|
2013-06-26 01:35:34 +00:00
|
|
|
|
2010-03-12 16:54:58 +00:00
|
|
|
#endif
|
|
|
|
|
2009-05-19 15:17:58 +00:00
|
|
|
#endif /* !CPU_COMMON_H */
|