2011-07-07 12:37:12 +00:00
|
|
|
/*
|
|
|
|
* Optimizations for Tiny Code Generator for QEMU
|
|
|
|
*
|
|
|
|
* Copyright (c) 2010 Samsung Electronics.
|
|
|
|
* Contributed by Kirill Batuzov <batuzovk@ispras.ru>
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
2016-01-26 18:17:08 +00:00
|
|
|
#include "qemu/osdep.h"
|
2020-01-01 11:23:00 +00:00
|
|
|
#include "tcg/tcg-op.h"
|
2021-03-18 16:21:45 +00:00
|
|
|
#include "tcg-internal.h"
|
2011-07-07 12:37:12 +00:00
|
|
|
|
|
|
|
#define CASE_OP_32_64(x) \
|
|
|
|
glue(glue(case INDEX_op_, x), _i32): \
|
|
|
|
glue(glue(case INDEX_op_, x), _i64)
|
|
|
|
|
2017-11-22 08:07:11 +00:00
|
|
|
#define CASE_OP_32_64_VEC(x) \
|
|
|
|
glue(glue(case INDEX_op_, x), _i32): \
|
|
|
|
glue(glue(case INDEX_op_, x), _i64): \
|
|
|
|
glue(glue(case INDEX_op_, x), _vec)
|
|
|
|
|
2020-03-31 00:44:30 +00:00
|
|
|
typedef struct TempOptInfo {
|
2015-07-27 10:41:44 +00:00
|
|
|
bool is_const;
|
2017-06-20 20:43:15 +00:00
|
|
|
TCGTemp *prev_copy;
|
|
|
|
TCGTemp *next_copy;
|
2020-09-06 23:21:32 +00:00
|
|
|
uint64_t val;
|
2021-08-23 20:07:49 +00:00
|
|
|
uint64_t z_mask; /* mask bit is 0 if and only if value bit is 0 */
|
2020-03-31 00:44:30 +00:00
|
|
|
} TempOptInfo;
|
2011-07-07 12:37:13 +00:00
|
|
|
|
2021-08-24 05:06:31 +00:00
|
|
|
typedef struct OptContext {
|
2021-08-24 14:13:45 +00:00
|
|
|
TCGContext *tcg;
|
2021-08-24 14:38:39 +00:00
|
|
|
TCGOp *prev_mb;
|
2021-08-24 05:06:31 +00:00
|
|
|
TCGTempSet temps_used;
|
|
|
|
} OptContext;
|
|
|
|
|
2020-03-31 00:44:30 +00:00
|
|
|
static inline TempOptInfo *ts_info(TCGTemp *ts)
|
2015-07-27 10:41:44 +00:00
|
|
|
{
|
2017-06-20 20:43:15 +00:00
|
|
|
return ts->state_ptr;
|
2015-07-27 10:41:44 +00:00
|
|
|
}
|
|
|
|
|
2020-03-31 00:44:30 +00:00
|
|
|
static inline TempOptInfo *arg_info(TCGArg arg)
|
2015-07-27 10:41:44 +00:00
|
|
|
{
|
2017-06-20 20:43:15 +00:00
|
|
|
return ts_info(arg_temp(arg));
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline bool ts_is_const(TCGTemp *ts)
|
|
|
|
{
|
|
|
|
return ts_info(ts)->is_const;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline bool arg_is_const(TCGArg arg)
|
|
|
|
{
|
|
|
|
return ts_is_const(arg_temp(arg));
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline bool ts_is_copy(TCGTemp *ts)
|
|
|
|
{
|
|
|
|
return ts_info(ts)->next_copy != ts;
|
2015-07-27 10:41:44 +00:00
|
|
|
}
|
|
|
|
|
2015-07-27 10:41:44 +00:00
|
|
|
/* Reset TEMP's state, possibly removing the temp for the list of copies. */
|
2017-06-20 20:43:15 +00:00
|
|
|
static void reset_ts(TCGTemp *ts)
|
|
|
|
{
|
2020-03-31 00:44:30 +00:00
|
|
|
TempOptInfo *ti = ts_info(ts);
|
|
|
|
TempOptInfo *pi = ts_info(ti->prev_copy);
|
|
|
|
TempOptInfo *ni = ts_info(ti->next_copy);
|
2017-06-20 20:43:15 +00:00
|
|
|
|
|
|
|
ni->prev_copy = ti->prev_copy;
|
|
|
|
pi->next_copy = ti->next_copy;
|
|
|
|
ti->next_copy = ts;
|
|
|
|
ti->prev_copy = ts;
|
|
|
|
ti->is_const = false;
|
2021-08-23 20:07:49 +00:00
|
|
|
ti->z_mask = -1;
|
2017-06-20 20:43:15 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static void reset_temp(TCGArg arg)
|
2011-07-07 12:37:13 +00:00
|
|
|
{
|
2017-06-20 20:43:15 +00:00
|
|
|
reset_ts(arg_temp(arg));
|
2011-07-07 12:37:13 +00:00
|
|
|
}
|
|
|
|
|
2015-07-27 10:41:44 +00:00
|
|
|
/* Initialize and activate a temporary. */
|
2021-08-24 05:06:31 +00:00
|
|
|
static void init_ts_info(OptContext *ctx, TCGTemp *ts)
|
2015-07-27 10:41:44 +00:00
|
|
|
{
|
2017-06-20 20:43:15 +00:00
|
|
|
size_t idx = temp_idx(ts);
|
2020-03-31 02:52:02 +00:00
|
|
|
TempOptInfo *ti;
|
2017-06-20 20:43:15 +00:00
|
|
|
|
2021-08-24 05:06:31 +00:00
|
|
|
if (test_bit(idx, ctx->temps_used.l)) {
|
2020-03-31 02:52:02 +00:00
|
|
|
return;
|
|
|
|
}
|
2021-08-24 05:06:31 +00:00
|
|
|
set_bit(idx, ctx->temps_used.l);
|
2020-03-31 02:52:02 +00:00
|
|
|
|
|
|
|
ti = ts->state_ptr;
|
|
|
|
if (ti == NULL) {
|
|
|
|
ti = tcg_malloc(sizeof(TempOptInfo));
|
2017-06-20 20:43:15 +00:00
|
|
|
ts->state_ptr = ti;
|
2020-03-31 02:52:02 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
ti->next_copy = ts;
|
|
|
|
ti->prev_copy = ts;
|
|
|
|
if (ts->kind == TEMP_CONST) {
|
|
|
|
ti->is_const = true;
|
|
|
|
ti->val = ts->val;
|
2021-08-23 20:07:49 +00:00
|
|
|
ti->z_mask = ts->val;
|
2020-03-31 02:52:02 +00:00
|
|
|
if (TCG_TARGET_REG_BITS > 32 && ts->type == TCG_TYPE_I32) {
|
|
|
|
/* High bits of a 32-bit quantity are garbage. */
|
2021-08-23 20:07:49 +00:00
|
|
|
ti->z_mask |= ~0xffffffffull;
|
2020-03-30 01:55:52 +00:00
|
|
|
}
|
2020-03-31 02:52:02 +00:00
|
|
|
} else {
|
|
|
|
ti->is_const = false;
|
2021-08-23 20:07:49 +00:00
|
|
|
ti->z_mask = -1;
|
2015-07-27 10:41:44 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2021-08-24 05:06:31 +00:00
|
|
|
static void init_arg_info(OptContext *ctx, TCGArg arg)
|
2017-06-20 20:43:15 +00:00
|
|
|
{
|
2021-08-24 05:06:31 +00:00
|
|
|
init_ts_info(ctx, arg_temp(arg));
|
2017-06-20 20:43:15 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static TCGTemp *find_better_copy(TCGContext *s, TCGTemp *ts)
|
2012-09-11 10:31:21 +00:00
|
|
|
{
|
2020-04-23 16:02:23 +00:00
|
|
|
TCGTemp *i, *g, *l;
|
2012-09-11 10:31:21 +00:00
|
|
|
|
2020-04-23 16:02:23 +00:00
|
|
|
/* If this is already readonly, we can't do better. */
|
|
|
|
if (temp_readonly(ts)) {
|
2017-06-20 20:43:15 +00:00
|
|
|
return ts;
|
2012-09-11 10:31:21 +00:00
|
|
|
}
|
|
|
|
|
2020-04-23 16:02:23 +00:00
|
|
|
g = l = NULL;
|
2017-06-20 20:43:15 +00:00
|
|
|
for (i = ts_info(ts)->next_copy; i != ts; i = ts_info(i)->next_copy) {
|
2020-04-23 16:02:23 +00:00
|
|
|
if (temp_readonly(i)) {
|
2012-09-11 10:31:21 +00:00
|
|
|
return i;
|
2020-04-23 16:02:23 +00:00
|
|
|
} else if (i->kind > ts->kind) {
|
|
|
|
if (i->kind == TEMP_GLOBAL) {
|
|
|
|
g = i;
|
|
|
|
} else if (i->kind == TEMP_LOCAL) {
|
|
|
|
l = i;
|
2012-09-11 10:31:21 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2020-04-23 16:02:23 +00:00
|
|
|
/* If we didn't find a better representation, return the same temp. */
|
|
|
|
return g ? g : l ? l : ts;
|
2012-09-11 10:31:21 +00:00
|
|
|
}
|
|
|
|
|
2017-06-20 20:43:15 +00:00
|
|
|
static bool ts_are_copies(TCGTemp *ts1, TCGTemp *ts2)
|
2012-09-11 10:31:21 +00:00
|
|
|
{
|
2017-06-20 20:43:15 +00:00
|
|
|
TCGTemp *i;
|
2012-09-11 10:31:21 +00:00
|
|
|
|
2017-06-20 20:43:15 +00:00
|
|
|
if (ts1 == ts2) {
|
2012-09-11 10:31:21 +00:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2017-06-20 20:43:15 +00:00
|
|
|
if (!ts_is_copy(ts1) || !ts_is_copy(ts2)) {
|
2012-09-11 10:31:21 +00:00
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2017-06-20 20:43:15 +00:00
|
|
|
for (i = ts_info(ts1)->next_copy; i != ts1; i = ts_info(i)->next_copy) {
|
|
|
|
if (i == ts2) {
|
2012-09-11 10:31:21 +00:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2017-06-20 20:43:15 +00:00
|
|
|
static bool args_are_copies(TCGArg arg1, TCGArg arg2)
|
|
|
|
{
|
|
|
|
return ts_are_copies(arg_temp(arg1), arg_temp(arg2));
|
|
|
|
}
|
|
|
|
|
2021-08-24 14:13:45 +00:00
|
|
|
static void tcg_opt_gen_mov(OptContext *ctx, TCGOp *op, TCGArg dst, TCGArg src)
|
2011-07-07 12:37:13 +00:00
|
|
|
{
|
2017-06-20 20:43:15 +00:00
|
|
|
TCGTemp *dst_ts = arg_temp(dst);
|
|
|
|
TCGTemp *src_ts = arg_temp(src);
|
2017-11-22 08:07:11 +00:00
|
|
|
const TCGOpDef *def;
|
2020-03-31 00:44:30 +00:00
|
|
|
TempOptInfo *di;
|
|
|
|
TempOptInfo *si;
|
2021-08-23 20:07:49 +00:00
|
|
|
uint64_t z_mask;
|
2017-06-20 20:43:15 +00:00
|
|
|
TCGOpcode new_op;
|
|
|
|
|
|
|
|
if (ts_are_copies(dst_ts, src_ts)) {
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_op_remove(ctx->tcg, op);
|
2015-06-04 19:53:25 +00:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2017-06-20 20:43:15 +00:00
|
|
|
reset_ts(dst_ts);
|
|
|
|
di = ts_info(dst_ts);
|
|
|
|
si = ts_info(src_ts);
|
2017-11-22 08:07:11 +00:00
|
|
|
def = &tcg_op_defs[op->opc];
|
|
|
|
if (def->flags & TCG_OPF_VECTOR) {
|
|
|
|
new_op = INDEX_op_mov_vec;
|
|
|
|
} else if (def->flags & TCG_OPF_64BIT) {
|
|
|
|
new_op = INDEX_op_mov_i64;
|
|
|
|
} else {
|
|
|
|
new_op = INDEX_op_mov_i32;
|
|
|
|
}
|
2014-09-19 20:49:15 +00:00
|
|
|
op->opc = new_op;
|
2017-11-22 08:07:11 +00:00
|
|
|
/* TCGOP_VECL and TCGOP_VECE remain unchanged. */
|
2017-06-20 20:43:15 +00:00
|
|
|
op->args[0] = dst;
|
|
|
|
op->args[1] = src;
|
2014-05-22 17:59:12 +00:00
|
|
|
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = si->z_mask;
|
2014-05-22 18:14:10 +00:00
|
|
|
if (TCG_TARGET_REG_BITS > 32 && new_op == INDEX_op_mov_i32) {
|
|
|
|
/* High bits of the destination are now garbage. */
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask |= ~0xffffffffull;
|
2014-05-22 18:14:10 +00:00
|
|
|
}
|
2021-08-23 20:07:49 +00:00
|
|
|
di->z_mask = z_mask;
|
2012-09-11 10:31:21 +00:00
|
|
|
|
2017-06-20 20:43:15 +00:00
|
|
|
if (src_ts->type == dst_ts->type) {
|
2020-03-31 00:44:30 +00:00
|
|
|
TempOptInfo *ni = ts_info(si->next_copy);
|
2017-06-20 20:43:15 +00:00
|
|
|
|
|
|
|
di->next_copy = si->next_copy;
|
|
|
|
di->prev_copy = src_ts;
|
|
|
|
ni->prev_copy = dst_ts;
|
|
|
|
si->next_copy = dst_ts;
|
|
|
|
di->is_const = si->is_const;
|
|
|
|
di->val = si->val;
|
|
|
|
}
|
2011-07-07 12:37:13 +00:00
|
|
|
}
|
|
|
|
|
2021-08-24 14:13:45 +00:00
|
|
|
static void tcg_opt_gen_movi(OptContext *ctx, TCGOp *op,
|
|
|
|
TCGArg dst, uint64_t val)
|
2020-03-31 03:42:43 +00:00
|
|
|
{
|
|
|
|
const TCGOpDef *def = &tcg_op_defs[op->opc];
|
|
|
|
TCGType type;
|
|
|
|
TCGTemp *tv;
|
|
|
|
|
|
|
|
if (def->flags & TCG_OPF_VECTOR) {
|
|
|
|
type = TCGOP_VECL(op) + TCG_TYPE_V64;
|
|
|
|
} else if (def->flags & TCG_OPF_64BIT) {
|
|
|
|
type = TCG_TYPE_I64;
|
|
|
|
} else {
|
|
|
|
type = TCG_TYPE_I32;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Convert movi to mov with constant temp. */
|
|
|
|
tv = tcg_constant_internal(type, val);
|
2021-08-24 05:06:31 +00:00
|
|
|
init_ts_info(ctx, tv);
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_mov(ctx, op, dst, temp_arg(tv));
|
2020-03-31 03:42:43 +00:00
|
|
|
}
|
|
|
|
|
2020-09-06 23:21:32 +00:00
|
|
|
static uint64_t do_constant_folding_2(TCGOpcode op, uint64_t x, uint64_t y)
|
2011-07-07 12:37:14 +00:00
|
|
|
{
|
2013-08-14 21:35:56 +00:00
|
|
|
uint64_t l64, h64;
|
|
|
|
|
2011-07-07 12:37:14 +00:00
|
|
|
switch (op) {
|
|
|
|
CASE_OP_32_64(add):
|
|
|
|
return x + y;
|
|
|
|
|
|
|
|
CASE_OP_32_64(sub):
|
|
|
|
return x - y;
|
|
|
|
|
|
|
|
CASE_OP_32_64(mul):
|
|
|
|
return x * y;
|
|
|
|
|
2011-07-07 12:37:15 +00:00
|
|
|
CASE_OP_32_64(and):
|
|
|
|
return x & y;
|
|
|
|
|
|
|
|
CASE_OP_32_64(or):
|
|
|
|
return x | y;
|
|
|
|
|
|
|
|
CASE_OP_32_64(xor):
|
|
|
|
return x ^ y;
|
|
|
|
|
2011-07-07 12:37:16 +00:00
|
|
|
case INDEX_op_shl_i32:
|
2014-03-18 14:45:39 +00:00
|
|
|
return (uint32_t)x << (y & 31);
|
2011-07-07 12:37:16 +00:00
|
|
|
|
|
|
|
case INDEX_op_shl_i64:
|
2014-03-18 14:45:39 +00:00
|
|
|
return (uint64_t)x << (y & 63);
|
2011-07-07 12:37:16 +00:00
|
|
|
|
|
|
|
case INDEX_op_shr_i32:
|
2014-03-18 14:45:39 +00:00
|
|
|
return (uint32_t)x >> (y & 31);
|
2011-07-07 12:37:16 +00:00
|
|
|
|
|
|
|
case INDEX_op_shr_i64:
|
2014-03-18 14:45:39 +00:00
|
|
|
return (uint64_t)x >> (y & 63);
|
2011-07-07 12:37:16 +00:00
|
|
|
|
|
|
|
case INDEX_op_sar_i32:
|
2014-03-18 14:45:39 +00:00
|
|
|
return (int32_t)x >> (y & 31);
|
2011-07-07 12:37:16 +00:00
|
|
|
|
|
|
|
case INDEX_op_sar_i64:
|
2014-03-18 14:45:39 +00:00
|
|
|
return (int64_t)x >> (y & 63);
|
2011-07-07 12:37:16 +00:00
|
|
|
|
|
|
|
case INDEX_op_rotr_i32:
|
2014-03-18 14:45:39 +00:00
|
|
|
return ror32(x, y & 31);
|
2011-07-07 12:37:16 +00:00
|
|
|
|
|
|
|
case INDEX_op_rotr_i64:
|
2014-03-18 14:45:39 +00:00
|
|
|
return ror64(x, y & 63);
|
2011-07-07 12:37:16 +00:00
|
|
|
|
|
|
|
case INDEX_op_rotl_i32:
|
2014-03-18 14:45:39 +00:00
|
|
|
return rol32(x, y & 31);
|
2011-07-07 12:37:16 +00:00
|
|
|
|
|
|
|
case INDEX_op_rotl_i64:
|
2014-03-18 14:45:39 +00:00
|
|
|
return rol64(x, y & 63);
|
2011-08-17 21:11:46 +00:00
|
|
|
|
|
|
|
CASE_OP_32_64(not):
|
2011-07-07 12:37:17 +00:00
|
|
|
return ~x;
|
2011-08-17 21:11:46 +00:00
|
|
|
|
2011-08-17 21:11:47 +00:00
|
|
|
CASE_OP_32_64(neg):
|
|
|
|
return -x;
|
|
|
|
|
|
|
|
CASE_OP_32_64(andc):
|
|
|
|
return x & ~y;
|
|
|
|
|
|
|
|
CASE_OP_32_64(orc):
|
|
|
|
return x | ~y;
|
|
|
|
|
|
|
|
CASE_OP_32_64(eqv):
|
|
|
|
return ~(x ^ y);
|
|
|
|
|
|
|
|
CASE_OP_32_64(nand):
|
|
|
|
return ~(x & y);
|
|
|
|
|
|
|
|
CASE_OP_32_64(nor):
|
|
|
|
return ~(x | y);
|
|
|
|
|
2016-11-16 08:23:28 +00:00
|
|
|
case INDEX_op_clz_i32:
|
|
|
|
return (uint32_t)x ? clz32(x) : y;
|
|
|
|
|
|
|
|
case INDEX_op_clz_i64:
|
|
|
|
return x ? clz64(x) : y;
|
|
|
|
|
|
|
|
case INDEX_op_ctz_i32:
|
|
|
|
return (uint32_t)x ? ctz32(x) : y;
|
|
|
|
|
|
|
|
case INDEX_op_ctz_i64:
|
|
|
|
return x ? ctz64(x) : y;
|
|
|
|
|
2016-11-21 10:13:39 +00:00
|
|
|
case INDEX_op_ctpop_i32:
|
|
|
|
return ctpop32(x);
|
|
|
|
|
|
|
|
case INDEX_op_ctpop_i64:
|
|
|
|
return ctpop64(x);
|
|
|
|
|
2011-08-17 21:11:46 +00:00
|
|
|
CASE_OP_32_64(ext8s):
|
2011-07-07 12:37:17 +00:00
|
|
|
return (int8_t)x;
|
2011-08-17 21:11:46 +00:00
|
|
|
|
|
|
|
CASE_OP_32_64(ext16s):
|
2011-07-07 12:37:17 +00:00
|
|
|
return (int16_t)x;
|
2011-08-17 21:11:46 +00:00
|
|
|
|
|
|
|
CASE_OP_32_64(ext8u):
|
2011-07-07 12:37:17 +00:00
|
|
|
return (uint8_t)x;
|
2011-08-17 21:11:46 +00:00
|
|
|
|
|
|
|
CASE_OP_32_64(ext16u):
|
2011-07-07 12:37:17 +00:00
|
|
|
return (uint16_t)x;
|
|
|
|
|
2018-11-20 07:53:34 +00:00
|
|
|
CASE_OP_32_64(bswap16):
|
2021-06-13 20:04:00 +00:00
|
|
|
x = bswap16(x);
|
|
|
|
return y & TCG_BSWAP_OS ? (int16_t)x : x;
|
2018-11-20 07:53:34 +00:00
|
|
|
|
|
|
|
CASE_OP_32_64(bswap32):
|
2021-06-13 20:04:00 +00:00
|
|
|
x = bswap32(x);
|
|
|
|
return y & TCG_BSWAP_OS ? (int32_t)x : x;
|
2018-11-20 07:53:34 +00:00
|
|
|
|
|
|
|
case INDEX_op_bswap64_i64:
|
|
|
|
return bswap64(x);
|
|
|
|
|
2015-07-27 10:41:45 +00:00
|
|
|
case INDEX_op_ext_i32_i64:
|
2011-07-07 12:37:17 +00:00
|
|
|
case INDEX_op_ext32s_i64:
|
|
|
|
return (int32_t)x;
|
|
|
|
|
2015-07-27 10:41:45 +00:00
|
|
|
case INDEX_op_extu_i32_i64:
|
2015-07-24 14:16:00 +00:00
|
|
|
case INDEX_op_extrl_i64_i32:
|
2011-07-07 12:37:17 +00:00
|
|
|
case INDEX_op_ext32u_i64:
|
|
|
|
return (uint32_t)x;
|
|
|
|
|
2015-07-24 14:16:00 +00:00
|
|
|
case INDEX_op_extrh_i64_i32:
|
|
|
|
return (uint64_t)x >> 32;
|
|
|
|
|
2013-08-14 21:35:56 +00:00
|
|
|
case INDEX_op_muluh_i32:
|
|
|
|
return ((uint64_t)(uint32_t)x * (uint32_t)y) >> 32;
|
|
|
|
case INDEX_op_mulsh_i32:
|
|
|
|
return ((int64_t)(int32_t)x * (int32_t)y) >> 32;
|
|
|
|
|
|
|
|
case INDEX_op_muluh_i64:
|
|
|
|
mulu64(&l64, &h64, x, y);
|
|
|
|
return h64;
|
|
|
|
case INDEX_op_mulsh_i64:
|
|
|
|
muls64(&l64, &h64, x, y);
|
|
|
|
return h64;
|
|
|
|
|
2013-08-14 22:22:46 +00:00
|
|
|
case INDEX_op_div_i32:
|
|
|
|
/* Avoid crashing on divide by zero, otherwise undefined. */
|
|
|
|
return (int32_t)x / ((int32_t)y ? : 1);
|
|
|
|
case INDEX_op_divu_i32:
|
|
|
|
return (uint32_t)x / ((uint32_t)y ? : 1);
|
|
|
|
case INDEX_op_div_i64:
|
|
|
|
return (int64_t)x / ((int64_t)y ? : 1);
|
|
|
|
case INDEX_op_divu_i64:
|
|
|
|
return (uint64_t)x / ((uint64_t)y ? : 1);
|
|
|
|
|
|
|
|
case INDEX_op_rem_i32:
|
|
|
|
return (int32_t)x % ((int32_t)y ? : 1);
|
|
|
|
case INDEX_op_remu_i32:
|
|
|
|
return (uint32_t)x % ((uint32_t)y ? : 1);
|
|
|
|
case INDEX_op_rem_i64:
|
|
|
|
return (int64_t)x % ((int64_t)y ? : 1);
|
|
|
|
case INDEX_op_remu_i64:
|
|
|
|
return (uint64_t)x % ((uint64_t)y ? : 1);
|
|
|
|
|
2011-07-07 12:37:14 +00:00
|
|
|
default:
|
|
|
|
fprintf(stderr,
|
|
|
|
"Unrecognized operation %d in do_constant_folding.\n", op);
|
|
|
|
tcg_abort();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2020-09-06 23:21:32 +00:00
|
|
|
static uint64_t do_constant_folding(TCGOpcode op, uint64_t x, uint64_t y)
|
2011-07-07 12:37:14 +00:00
|
|
|
{
|
2017-11-22 08:07:11 +00:00
|
|
|
const TCGOpDef *def = &tcg_op_defs[op];
|
2020-09-06 23:21:32 +00:00
|
|
|
uint64_t res = do_constant_folding_2(op, x, y);
|
2017-11-22 08:07:11 +00:00
|
|
|
if (!(def->flags & TCG_OPF_64BIT)) {
|
tcg/optimize: fix constant signedness
By convention, on a 64-bit host TCG internally stores 32-bit constants
as sign-extended. This is not the case in the optimizer when a 32-bit
constant is folded.
This doesn't seem to have more consequences than suboptimal code
generation. For instance the x86 backend assumes sign-extended constants,
and in some rare cases uses a 32-bit unsigned immediate 0xffffffff
instead of a 8-bit signed immediate 0xff for the constant -1. This is
with a ppc guest:
before
------
---- 0x9f29cc
movi_i32 tmp1,$0xffffffff
movi_i32 tmp2,$0x0
add2_i32 tmp0,CA,CA,tmp2,r6,tmp2
add2_i32 tmp0,CA,tmp0,CA,tmp1,tmp2
mov_i32 r10,tmp0
0x7fd8c7dfe90c: xor %ebp,%ebp
0x7fd8c7dfe90e: mov %ebp,%r11d
0x7fd8c7dfe911: mov 0x18(%r14),%r9d
0x7fd8c7dfe915: add %r9d,%r10d
0x7fd8c7dfe918: adc %ebp,%r11d
0x7fd8c7dfe91b: add $0xffffffff,%r10d
0x7fd8c7dfe922: adc %ebp,%r11d
0x7fd8c7dfe925: mov %r11d,0x134(%r14)
0x7fd8c7dfe92c: mov %r10d,0x28(%r14)
after
-----
---- 0x9f29cc
movi_i32 tmp1,$0xffffffffffffffff
movi_i32 tmp2,$0x0
add2_i32 tmp0,CA,CA,tmp2,r6,tmp2
add2_i32 tmp0,CA,tmp0,CA,tmp1,tmp2
mov_i32 r10,tmp0
0x7f37010d490c: xor %ebp,%ebp
0x7f37010d490e: mov %ebp,%r11d
0x7f37010d4911: mov 0x18(%r14),%r9d
0x7f37010d4915: add %r9d,%r10d
0x7f37010d4918: adc %ebp,%r11d
0x7f37010d491b: add $0xffffffffffffffff,%r10d
0x7f37010d491f: adc %ebp,%r11d
0x7f37010d4922: mov %r11d,0x134(%r14)
0x7f37010d4929: mov %r10d,0x28(%r14)
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
Message-Id: <1436544211-2769-2-git-send-email-aurelien@aurel32.net>
Signed-off-by: Richard Henderson <rth@twiddle.net>
2015-07-10 16:03:31 +00:00
|
|
|
res = (int32_t)res;
|
2011-07-07 12:37:14 +00:00
|
|
|
}
|
|
|
|
return res;
|
|
|
|
}
|
|
|
|
|
2012-10-02 18:32:26 +00:00
|
|
|
static bool do_constant_folding_cond_32(uint32_t x, uint32_t y, TCGCond c)
|
|
|
|
{
|
|
|
|
switch (c) {
|
|
|
|
case TCG_COND_EQ:
|
|
|
|
return x == y;
|
|
|
|
case TCG_COND_NE:
|
|
|
|
return x != y;
|
|
|
|
case TCG_COND_LT:
|
|
|
|
return (int32_t)x < (int32_t)y;
|
|
|
|
case TCG_COND_GE:
|
|
|
|
return (int32_t)x >= (int32_t)y;
|
|
|
|
case TCG_COND_LE:
|
|
|
|
return (int32_t)x <= (int32_t)y;
|
|
|
|
case TCG_COND_GT:
|
|
|
|
return (int32_t)x > (int32_t)y;
|
|
|
|
case TCG_COND_LTU:
|
|
|
|
return x < y;
|
|
|
|
case TCG_COND_GEU:
|
|
|
|
return x >= y;
|
|
|
|
case TCG_COND_LEU:
|
|
|
|
return x <= y;
|
|
|
|
case TCG_COND_GTU:
|
|
|
|
return x > y;
|
|
|
|
default:
|
|
|
|
tcg_abort();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static bool do_constant_folding_cond_64(uint64_t x, uint64_t y, TCGCond c)
|
|
|
|
{
|
|
|
|
switch (c) {
|
|
|
|
case TCG_COND_EQ:
|
|
|
|
return x == y;
|
|
|
|
case TCG_COND_NE:
|
|
|
|
return x != y;
|
|
|
|
case TCG_COND_LT:
|
|
|
|
return (int64_t)x < (int64_t)y;
|
|
|
|
case TCG_COND_GE:
|
|
|
|
return (int64_t)x >= (int64_t)y;
|
|
|
|
case TCG_COND_LE:
|
|
|
|
return (int64_t)x <= (int64_t)y;
|
|
|
|
case TCG_COND_GT:
|
|
|
|
return (int64_t)x > (int64_t)y;
|
|
|
|
case TCG_COND_LTU:
|
|
|
|
return x < y;
|
|
|
|
case TCG_COND_GEU:
|
|
|
|
return x >= y;
|
|
|
|
case TCG_COND_LEU:
|
|
|
|
return x <= y;
|
|
|
|
case TCG_COND_GTU:
|
|
|
|
return x > y;
|
|
|
|
default:
|
|
|
|
tcg_abort();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static bool do_constant_folding_cond_eq(TCGCond c)
|
|
|
|
{
|
|
|
|
switch (c) {
|
|
|
|
case TCG_COND_GT:
|
|
|
|
case TCG_COND_LTU:
|
|
|
|
case TCG_COND_LT:
|
|
|
|
case TCG_COND_GTU:
|
|
|
|
case TCG_COND_NE:
|
|
|
|
return 0;
|
|
|
|
case TCG_COND_GE:
|
|
|
|
case TCG_COND_GEU:
|
|
|
|
case TCG_COND_LE:
|
|
|
|
case TCG_COND_LEU:
|
|
|
|
case TCG_COND_EQ:
|
|
|
|
return 1;
|
|
|
|
default:
|
|
|
|
tcg_abort();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-09-18 17:37:00 +00:00
|
|
|
/* Return 2 if the condition can't be simplified, and the result
|
|
|
|
of the condition (0 or 1) if it can */
|
2012-09-06 14:47:14 +00:00
|
|
|
static TCGArg do_constant_folding_cond(TCGOpcode op, TCGArg x,
|
|
|
|
TCGArg y, TCGCond c)
|
|
|
|
{
|
2020-09-06 23:21:32 +00:00
|
|
|
uint64_t xv = arg_info(x)->val;
|
|
|
|
uint64_t yv = arg_info(y)->val;
|
|
|
|
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(x) && arg_is_const(y)) {
|
2017-11-22 08:07:11 +00:00
|
|
|
const TCGOpDef *def = &tcg_op_defs[op];
|
|
|
|
tcg_debug_assert(!(def->flags & TCG_OPF_VECTOR));
|
|
|
|
if (def->flags & TCG_OPF_64BIT) {
|
2017-06-20 20:43:15 +00:00
|
|
|
return do_constant_folding_cond_64(xv, yv, c);
|
2017-11-22 08:07:11 +00:00
|
|
|
} else {
|
|
|
|
return do_constant_folding_cond_32(xv, yv, c);
|
2012-09-18 17:37:00 +00:00
|
|
|
}
|
2017-06-20 20:43:15 +00:00
|
|
|
} else if (args_are_copies(x, y)) {
|
2012-10-02 18:32:26 +00:00
|
|
|
return do_constant_folding_cond_eq(c);
|
2017-06-20 20:43:15 +00:00
|
|
|
} else if (arg_is_const(y) && yv == 0) {
|
2012-09-18 17:37:00 +00:00
|
|
|
switch (c) {
|
2012-09-06 14:47:14 +00:00
|
|
|
case TCG_COND_LTU:
|
2012-09-18 17:37:00 +00:00
|
|
|
return 0;
|
2012-09-06 14:47:14 +00:00
|
|
|
case TCG_COND_GEU:
|
2012-09-18 17:37:00 +00:00
|
|
|
return 1;
|
|
|
|
default:
|
|
|
|
return 2;
|
2012-09-06 14:47:14 +00:00
|
|
|
}
|
|
|
|
}
|
2016-09-30 21:30:55 +00:00
|
|
|
return 2;
|
2012-09-06 14:47:14 +00:00
|
|
|
}
|
|
|
|
|
2012-10-02 18:32:27 +00:00
|
|
|
/* Return 2 if the condition can't be simplified, and the result
|
|
|
|
of the condition (0 or 1) if it can */
|
|
|
|
static TCGArg do_constant_folding_cond2(TCGArg *p1, TCGArg *p2, TCGCond c)
|
|
|
|
{
|
|
|
|
TCGArg al = p1[0], ah = p1[1];
|
|
|
|
TCGArg bl = p2[0], bh = p2[1];
|
|
|
|
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(bl) && arg_is_const(bh)) {
|
|
|
|
tcg_target_ulong blv = arg_info(bl)->val;
|
|
|
|
tcg_target_ulong bhv = arg_info(bh)->val;
|
|
|
|
uint64_t b = deposit64(blv, 32, 32, bhv);
|
2012-10-02 18:32:27 +00:00
|
|
|
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(al) && arg_is_const(ah)) {
|
|
|
|
tcg_target_ulong alv = arg_info(al)->val;
|
|
|
|
tcg_target_ulong ahv = arg_info(ah)->val;
|
|
|
|
uint64_t a = deposit64(alv, 32, 32, ahv);
|
2012-10-02 18:32:27 +00:00
|
|
|
return do_constant_folding_cond_64(a, b, c);
|
|
|
|
}
|
|
|
|
if (b == 0) {
|
|
|
|
switch (c) {
|
|
|
|
case TCG_COND_LTU:
|
|
|
|
return 0;
|
|
|
|
case TCG_COND_GEU:
|
|
|
|
return 1;
|
|
|
|
default:
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
2017-06-20 20:43:15 +00:00
|
|
|
if (args_are_copies(al, bl) && args_are_copies(ah, bh)) {
|
2012-10-02 18:32:27 +00:00
|
|
|
return do_constant_folding_cond_eq(c);
|
|
|
|
}
|
|
|
|
return 2;
|
|
|
|
}
|
|
|
|
|
tcg: Split out swap_commutative as a subroutine
Reduces code duplication and prefers
movcond d, c1, c2, const, s
to
movcond d, c1, c2, s, const
It also prefers
add r, r, c
over
add r, c, r
when both inputs are known constants. This doesn't matter for true add, as
we will fully constant fold that. But it matters for a follow-on patch using
this routine for add2 which may not be fully foldable.
Signed-off-by: Richard Henderson <rth@twiddle.net>
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
2012-10-02 18:32:21 +00:00
|
|
|
static bool swap_commutative(TCGArg dest, TCGArg *p1, TCGArg *p2)
|
|
|
|
{
|
|
|
|
TCGArg a1 = *p1, a2 = *p2;
|
|
|
|
int sum = 0;
|
2017-06-20 20:43:15 +00:00
|
|
|
sum += arg_is_const(a1);
|
|
|
|
sum -= arg_is_const(a2);
|
tcg: Split out swap_commutative as a subroutine
Reduces code duplication and prefers
movcond d, c1, c2, const, s
to
movcond d, c1, c2, s, const
It also prefers
add r, r, c
over
add r, c, r
when both inputs are known constants. This doesn't matter for true add, as
we will fully constant fold that. But it matters for a follow-on patch using
this routine for add2 which may not be fully foldable.
Signed-off-by: Richard Henderson <rth@twiddle.net>
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
2012-10-02 18:32:21 +00:00
|
|
|
|
|
|
|
/* Prefer the constant in second argument, and then the form
|
|
|
|
op a, a, b, which is better handled on non-RISC hosts. */
|
|
|
|
if (sum > 0 || (sum == 0 && dest == a2)) {
|
|
|
|
*p1 = a2;
|
|
|
|
*p2 = a1;
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2012-10-02 18:32:23 +00:00
|
|
|
static bool swap_commutative2(TCGArg *p1, TCGArg *p2)
|
|
|
|
{
|
|
|
|
int sum = 0;
|
2017-06-20 20:43:15 +00:00
|
|
|
sum += arg_is_const(p1[0]);
|
|
|
|
sum += arg_is_const(p1[1]);
|
|
|
|
sum -= arg_is_const(p2[0]);
|
|
|
|
sum -= arg_is_const(p2[1]);
|
2012-10-02 18:32:23 +00:00
|
|
|
if (sum > 0) {
|
|
|
|
TCGArg t;
|
|
|
|
t = p1[0], p1[0] = p2[0], p2[0] = t;
|
|
|
|
t = p1[1], p1[1] = p2[1], p2[1] = t;
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2011-07-07 12:37:13 +00:00
|
|
|
/* Propagate constants and copies, fold constant expressions. */
|
2015-06-04 19:53:27 +00:00
|
|
|
void tcg_optimize(TCGContext *s)
|
2011-07-07 12:37:12 +00:00
|
|
|
{
|
2020-03-31 02:52:02 +00:00
|
|
|
int nb_temps, nb_globals, i;
|
2021-08-24 14:38:39 +00:00
|
|
|
TCGOp *op, *op_next;
|
2021-08-24 14:13:45 +00:00
|
|
|
OptContext ctx = { .tcg = s };
|
2012-09-21 17:13:38 +00:00
|
|
|
|
2011-07-07 12:37:13 +00:00
|
|
|
/* Array VALS has an element for each temp.
|
|
|
|
If this temp holds a constant then its value is kept in VALS' element.
|
2012-09-11 10:31:21 +00:00
|
|
|
If this temp is a copy of other ones then the other copies are
|
|
|
|
available through the doubly linked circular list. */
|
2011-07-07 12:37:12 +00:00
|
|
|
|
|
|
|
nb_temps = s->nb_temps;
|
|
|
|
nb_globals = s->nb_globals;
|
2020-03-31 02:52:02 +00:00
|
|
|
|
|
|
|
for (i = 0; i < nb_temps; ++i) {
|
|
|
|
s->temps[i].state_ptr = NULL;
|
|
|
|
}
|
2011-07-07 12:37:12 +00:00
|
|
|
|
2017-11-02 14:19:14 +00:00
|
|
|
QTAILQ_FOREACH_SAFE(op, &s->ops, link, op_next) {
|
2021-08-23 20:07:49 +00:00
|
|
|
uint64_t z_mask, partmask, affected, tmp;
|
2020-03-31 02:52:02 +00:00
|
|
|
int nb_oargs, nb_iargs;
|
2014-09-19 20:49:15 +00:00
|
|
|
TCGOpcode opc = op->opc;
|
|
|
|
const TCGOpDef *def = &tcg_op_defs[opc];
|
|
|
|
|
2015-07-27 10:41:44 +00:00
|
|
|
/* Count the arguments, and initialize the temps that are
|
|
|
|
going to be used */
|
2014-09-19 20:49:15 +00:00
|
|
|
if (opc == INDEX_op_call) {
|
2017-11-14 12:02:51 +00:00
|
|
|
nb_oargs = TCGOP_CALLO(op);
|
|
|
|
nb_iargs = TCGOP_CALLI(op);
|
2015-07-27 10:41:44 +00:00
|
|
|
for (i = 0; i < nb_oargs + nb_iargs; i++) {
|
2017-06-20 20:43:15 +00:00
|
|
|
TCGTemp *ts = arg_temp(op->args[i]);
|
|
|
|
if (ts) {
|
2021-08-24 05:06:31 +00:00
|
|
|
init_ts_info(&ctx, ts);
|
2015-07-27 10:41:44 +00:00
|
|
|
}
|
|
|
|
}
|
2012-09-11 14:18:49 +00:00
|
|
|
} else {
|
2014-03-23 03:06:52 +00:00
|
|
|
nb_oargs = def->nb_oargs;
|
|
|
|
nb_iargs = def->nb_iargs;
|
2015-07-27 10:41:44 +00:00
|
|
|
for (i = 0; i < nb_oargs + nb_iargs; i++) {
|
2021-08-24 05:06:31 +00:00
|
|
|
init_arg_info(&ctx, op->args[i]);
|
2015-07-27 10:41:44 +00:00
|
|
|
}
|
2014-03-23 03:06:52 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Do copy propagation */
|
|
|
|
for (i = nb_oargs; i < nb_oargs + nb_iargs; i++) {
|
2017-06-20 20:43:15 +00:00
|
|
|
TCGTemp *ts = arg_temp(op->args[i]);
|
|
|
|
if (ts && ts_is_copy(ts)) {
|
|
|
|
op->args[i] = temp_arg(find_better_copy(s, ts));
|
2011-07-07 12:37:13 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-07-07 12:37:14 +00:00
|
|
|
/* For commutative operations make constant second argument */
|
2014-09-19 20:49:15 +00:00
|
|
|
switch (opc) {
|
2017-11-22 08:07:11 +00:00
|
|
|
CASE_OP_32_64_VEC(add):
|
|
|
|
CASE_OP_32_64_VEC(mul):
|
|
|
|
CASE_OP_32_64_VEC(and):
|
|
|
|
CASE_OP_32_64_VEC(or):
|
|
|
|
CASE_OP_32_64_VEC(xor):
|
2011-08-17 21:11:47 +00:00
|
|
|
CASE_OP_32_64(eqv):
|
|
|
|
CASE_OP_32_64(nand):
|
|
|
|
CASE_OP_32_64(nor):
|
2013-08-14 21:35:56 +00:00
|
|
|
CASE_OP_32_64(muluh):
|
|
|
|
CASE_OP_32_64(mulsh):
|
2016-12-08 20:28:42 +00:00
|
|
|
swap_commutative(op->args[0], &op->args[1], &op->args[2]);
|
2011-07-07 12:37:14 +00:00
|
|
|
break;
|
2012-09-06 14:47:14 +00:00
|
|
|
CASE_OP_32_64(brcond):
|
2016-12-08 20:28:42 +00:00
|
|
|
if (swap_commutative(-1, &op->args[0], &op->args[1])) {
|
|
|
|
op->args[2] = tcg_swap_cond(op->args[2]);
|
2012-09-06 14:47:14 +00:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
CASE_OP_32_64(setcond):
|
2016-12-08 20:28:42 +00:00
|
|
|
if (swap_commutative(op->args[0], &op->args[1], &op->args[2])) {
|
|
|
|
op->args[3] = tcg_swap_cond(op->args[3]);
|
2012-09-06 14:47:14 +00:00
|
|
|
}
|
|
|
|
break;
|
2012-09-21 17:13:37 +00:00
|
|
|
CASE_OP_32_64(movcond):
|
2016-12-08 20:28:42 +00:00
|
|
|
if (swap_commutative(-1, &op->args[1], &op->args[2])) {
|
|
|
|
op->args[5] = tcg_swap_cond(op->args[5]);
|
2012-09-21 17:13:38 +00:00
|
|
|
}
|
|
|
|
/* For movcond, we canonicalize the "false" input reg to match
|
|
|
|
the destination reg so that the tcg backend can implement
|
|
|
|
a "move if true" operation. */
|
2016-12-08 20:28:42 +00:00
|
|
|
if (swap_commutative(op->args[0], &op->args[4], &op->args[3])) {
|
|
|
|
op->args[5] = tcg_invert_cond(op->args[5]);
|
2012-09-21 17:13:37 +00:00
|
|
|
}
|
2012-10-02 18:32:22 +00:00
|
|
|
break;
|
2013-02-20 07:51:52 +00:00
|
|
|
CASE_OP_32_64(add2):
|
2016-12-08 20:28:42 +00:00
|
|
|
swap_commutative(op->args[0], &op->args[2], &op->args[4]);
|
|
|
|
swap_commutative(op->args[1], &op->args[3], &op->args[5]);
|
2012-10-02 18:32:22 +00:00
|
|
|
break;
|
2013-02-20 07:51:52 +00:00
|
|
|
CASE_OP_32_64(mulu2):
|
2013-02-20 07:51:53 +00:00
|
|
|
CASE_OP_32_64(muls2):
|
2016-12-08 20:28:42 +00:00
|
|
|
swap_commutative(op->args[0], &op->args[2], &op->args[3]);
|
2012-10-02 18:32:30 +00:00
|
|
|
break;
|
2012-10-02 18:32:23 +00:00
|
|
|
case INDEX_op_brcond2_i32:
|
2016-12-08 20:28:42 +00:00
|
|
|
if (swap_commutative2(&op->args[0], &op->args[2])) {
|
|
|
|
op->args[4] = tcg_swap_cond(op->args[4]);
|
2012-10-02 18:32:23 +00:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
case INDEX_op_setcond2_i32:
|
2016-12-08 20:28:42 +00:00
|
|
|
if (swap_commutative2(&op->args[1], &op->args[3])) {
|
|
|
|
op->args[5] = tcg_swap_cond(op->args[5]);
|
2012-10-02 18:32:23 +00:00
|
|
|
}
|
|
|
|
break;
|
2011-07-07 12:37:14 +00:00
|
|
|
default:
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2013-03-21 16:13:33 +00:00
|
|
|
/* Simplify expressions for "shift/rot r, 0, a => movi r, 0",
|
|
|
|
and "sub r, 0, a => neg r, a" case. */
|
2014-09-19 20:49:15 +00:00
|
|
|
switch (opc) {
|
2012-09-06 14:47:14 +00:00
|
|
|
CASE_OP_32_64(shl):
|
|
|
|
CASE_OP_32_64(shr):
|
|
|
|
CASE_OP_32_64(sar):
|
|
|
|
CASE_OP_32_64(rotl):
|
|
|
|
CASE_OP_32_64(rotr):
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(op->args[1])
|
|
|
|
&& arg_info(op->args[1])->val == 0) {
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_movi(&ctx, op, op->args[0], 0);
|
2012-09-06 14:47:14 +00:00
|
|
|
continue;
|
|
|
|
}
|
|
|
|
break;
|
2017-11-22 08:07:11 +00:00
|
|
|
CASE_OP_32_64_VEC(sub):
|
2013-03-21 16:13:33 +00:00
|
|
|
{
|
|
|
|
TCGOpcode neg_op;
|
|
|
|
bool have_neg;
|
|
|
|
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(op->args[2])) {
|
2013-03-21 16:13:33 +00:00
|
|
|
/* Proceed with possible constant folding. */
|
|
|
|
break;
|
|
|
|
}
|
2014-09-19 20:49:15 +00:00
|
|
|
if (opc == INDEX_op_sub_i32) {
|
2013-03-21 16:13:33 +00:00
|
|
|
neg_op = INDEX_op_neg_i32;
|
|
|
|
have_neg = TCG_TARGET_HAS_neg_i32;
|
2017-11-22 08:07:11 +00:00
|
|
|
} else if (opc == INDEX_op_sub_i64) {
|
2013-03-21 16:13:33 +00:00
|
|
|
neg_op = INDEX_op_neg_i64;
|
|
|
|
have_neg = TCG_TARGET_HAS_neg_i64;
|
2019-04-20 00:27:24 +00:00
|
|
|
} else if (TCG_TARGET_HAS_neg_vec) {
|
|
|
|
TCGType type = TCGOP_VECL(op) + TCG_TYPE_V64;
|
|
|
|
unsigned vece = TCGOP_VECE(op);
|
2017-11-22 08:07:11 +00:00
|
|
|
neg_op = INDEX_op_neg_vec;
|
2019-04-20 00:27:24 +00:00
|
|
|
have_neg = tcg_can_emit_vec_op(neg_op, type, vece) > 0;
|
|
|
|
} else {
|
|
|
|
break;
|
2013-03-21 16:13:33 +00:00
|
|
|
}
|
|
|
|
if (!have_neg) {
|
|
|
|
break;
|
|
|
|
}
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(op->args[1])
|
|
|
|
&& arg_info(op->args[1])->val == 0) {
|
2014-09-19 20:49:15 +00:00
|
|
|
op->opc = neg_op;
|
2016-12-08 20:28:42 +00:00
|
|
|
reset_temp(op->args[0]);
|
|
|
|
op->args[1] = op->args[2];
|
2013-03-21 16:13:33 +00:00
|
|
|
continue;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
break;
|
2017-11-22 08:07:11 +00:00
|
|
|
CASE_OP_32_64_VEC(xor):
|
2014-01-28 21:15:38 +00:00
|
|
|
CASE_OP_32_64(nand):
|
2017-06-20 20:43:15 +00:00
|
|
|
if (!arg_is_const(op->args[1])
|
|
|
|
&& arg_is_const(op->args[2])
|
|
|
|
&& arg_info(op->args[2])->val == -1) {
|
2014-01-28 21:15:38 +00:00
|
|
|
i = 1;
|
|
|
|
goto try_not;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
CASE_OP_32_64(nor):
|
2017-06-20 20:43:15 +00:00
|
|
|
if (!arg_is_const(op->args[1])
|
|
|
|
&& arg_is_const(op->args[2])
|
|
|
|
&& arg_info(op->args[2])->val == 0) {
|
2014-01-28 21:15:38 +00:00
|
|
|
i = 1;
|
|
|
|
goto try_not;
|
|
|
|
}
|
|
|
|
break;
|
2017-11-22 08:07:11 +00:00
|
|
|
CASE_OP_32_64_VEC(andc):
|
2017-06-20 20:43:15 +00:00
|
|
|
if (!arg_is_const(op->args[2])
|
|
|
|
&& arg_is_const(op->args[1])
|
|
|
|
&& arg_info(op->args[1])->val == -1) {
|
2014-01-28 21:15:38 +00:00
|
|
|
i = 2;
|
|
|
|
goto try_not;
|
|
|
|
}
|
|
|
|
break;
|
2017-11-22 08:07:11 +00:00
|
|
|
CASE_OP_32_64_VEC(orc):
|
2014-01-28 21:15:38 +00:00
|
|
|
CASE_OP_32_64(eqv):
|
2017-06-20 20:43:15 +00:00
|
|
|
if (!arg_is_const(op->args[2])
|
|
|
|
&& arg_is_const(op->args[1])
|
|
|
|
&& arg_info(op->args[1])->val == 0) {
|
2014-01-28 21:15:38 +00:00
|
|
|
i = 2;
|
|
|
|
goto try_not;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
try_not:
|
|
|
|
{
|
|
|
|
TCGOpcode not_op;
|
|
|
|
bool have_not;
|
|
|
|
|
2017-11-22 08:07:11 +00:00
|
|
|
if (def->flags & TCG_OPF_VECTOR) {
|
|
|
|
not_op = INDEX_op_not_vec;
|
|
|
|
have_not = TCG_TARGET_HAS_not_vec;
|
|
|
|
} else if (def->flags & TCG_OPF_64BIT) {
|
2014-01-28 21:15:38 +00:00
|
|
|
not_op = INDEX_op_not_i64;
|
|
|
|
have_not = TCG_TARGET_HAS_not_i64;
|
|
|
|
} else {
|
|
|
|
not_op = INDEX_op_not_i32;
|
|
|
|
have_not = TCG_TARGET_HAS_not_i32;
|
|
|
|
}
|
|
|
|
if (!have_not) {
|
|
|
|
break;
|
|
|
|
}
|
2014-09-19 20:49:15 +00:00
|
|
|
op->opc = not_op;
|
2016-12-08 20:28:42 +00:00
|
|
|
reset_temp(op->args[0]);
|
|
|
|
op->args[1] = op->args[i];
|
2014-01-28 21:15:38 +00:00
|
|
|
continue;
|
|
|
|
}
|
2012-09-06 14:47:14 +00:00
|
|
|
default:
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2014-01-31 13:42:11 +00:00
|
|
|
/* Simplify expression for "op r, a, const => mov r, a" cases */
|
2014-09-19 20:49:15 +00:00
|
|
|
switch (opc) {
|
2017-11-22 08:07:11 +00:00
|
|
|
CASE_OP_32_64_VEC(add):
|
|
|
|
CASE_OP_32_64_VEC(sub):
|
|
|
|
CASE_OP_32_64_VEC(or):
|
|
|
|
CASE_OP_32_64_VEC(xor):
|
|
|
|
CASE_OP_32_64_VEC(andc):
|
2011-07-07 12:37:16 +00:00
|
|
|
CASE_OP_32_64(shl):
|
|
|
|
CASE_OP_32_64(shr):
|
|
|
|
CASE_OP_32_64(sar):
|
2011-08-17 21:11:46 +00:00
|
|
|
CASE_OP_32_64(rotl):
|
|
|
|
CASE_OP_32_64(rotr):
|
2017-06-20 20:43:15 +00:00
|
|
|
if (!arg_is_const(op->args[1])
|
|
|
|
&& arg_is_const(op->args[2])
|
|
|
|
&& arg_info(op->args[2])->val == 0) {
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_mov(&ctx, op, op->args[0], op->args[1]);
|
2015-06-05 09:19:18 +00:00
|
|
|
continue;
|
2011-07-07 12:37:14 +00:00
|
|
|
}
|
|
|
|
break;
|
2017-11-22 08:07:11 +00:00
|
|
|
CASE_OP_32_64_VEC(and):
|
|
|
|
CASE_OP_32_64_VEC(orc):
|
2014-01-31 13:42:11 +00:00
|
|
|
CASE_OP_32_64(eqv):
|
2017-06-20 20:43:15 +00:00
|
|
|
if (!arg_is_const(op->args[1])
|
|
|
|
&& arg_is_const(op->args[2])
|
|
|
|
&& arg_info(op->args[2])->val == -1) {
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_mov(&ctx, op, op->args[0], op->args[1]);
|
2015-06-05 09:19:18 +00:00
|
|
|
continue;
|
2014-01-31 13:42:11 +00:00
|
|
|
}
|
|
|
|
break;
|
2012-09-06 14:47:13 +00:00
|
|
|
default:
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2013-09-03 06:27:38 +00:00
|
|
|
/* Simplify using known-zero bits. Currently only ops with a single
|
|
|
|
output argument is supported. */
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = -1;
|
optimize: optimize using nonzero bits
This adds two optimizations using the non-zero bit mask. In some cases
involving shifts or ANDs the value can become zero, and can thus be
optimized to a move of zero. Second, useless zero-extension or an
AND with constant can be detected that would only zero bits that are
already zero.
The main advantage of this optimization is that it turns zero-extensions
into moves, thus enabling much better copy propagation (around 1% code
reduction). Here is for example a "test $0xff0000,%ecx + je" before
optimization:
mov_i64 tmp0,rcx
movi_i64 tmp1,$0xff0000
discard cc_src
and_i64 cc_dst,tmp0,tmp1
movi_i32 cc_op,$0x1c
ext32u_i64 tmp0,cc_dst
movi_i64 tmp12,$0x0
brcond_i64 tmp0,tmp12,eq,$0x0
and after (without patch on the left, with on the right):
movi_i64 tmp1,$0xff0000 movi_i64 tmp1,$0xff0000
discard cc_src discard cc_src
and_i64 cc_dst,rcx,tmp1 and_i64 cc_dst,rcx,tmp1
movi_i32 cc_op,$0x1c movi_i32 cc_op,$0x1c
ext32u_i64 tmp0,cc_dst
movi_i64 tmp12,$0x0 movi_i64 tmp12,$0x0
brcond_i64 tmp0,tmp12,eq,$0x0 brcond_i64 cc_dst,tmp12,eq,$0x0
Other similar cases: "test %eax, %eax + jne" where eax is already 32-bit
(after optimization, without patch on the left, with on the right):
discard cc_src discard cc_src
mov_i64 cc_dst,rax mov_i64 cc_dst,rax
movi_i32 cc_op,$0x1c movi_i32 cc_op,$0x1c
ext32u_i64 tmp0,cc_dst
movi_i64 tmp12,$0x0 movi_i64 tmp12,$0x0
brcond_i64 tmp0,tmp12,ne,$0x0 brcond_i64 rax,tmp12,ne,$0x0
"test $0x1, %dl + je":
movi_i64 tmp1,$0x1 movi_i64 tmp1,$0x1
discard cc_src discard cc_src
and_i64 cc_dst,rdx,tmp1 and_i64 cc_dst,rdx,tmp1
movi_i32 cc_op,$0x1a movi_i32 cc_op,$0x1a
ext8u_i64 tmp0,cc_dst
movi_i64 tmp12,$0x0 movi_i64 tmp12,$0x0
brcond_i64 tmp0,tmp12,eq,$0x0 brcond_i64 cc_dst,tmp12,eq,$0x0
In some cases TCG even outsmarts GCC. :) Here the input code has
"and $0x2,%eax + movslq %eax,%rbx + test %rbx, %rbx" and the optimizer,
thanks to copy propagation, does the following:
movi_i64 tmp12,$0x2 movi_i64 tmp12,$0x2
and_i64 rax,rax,tmp12 and_i64 rax,rax,tmp12
mov_i64 cc_dst,rax mov_i64 cc_dst,rax
ext32s_i64 tmp0,rax -> nop
mov_i64 rbx,tmp0 -> mov_i64 rbx,cc_dst
and_i64 cc_dst,rbx,rbx -> nop
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
Signed-off-by: Richard Henderson <rth@twiddle.net>
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
2013-01-11 23:42:53 +00:00
|
|
|
affected = -1;
|
2014-09-19 20:49:15 +00:00
|
|
|
switch (opc) {
|
2013-01-11 23:42:52 +00:00
|
|
|
CASE_OP_32_64(ext8s):
|
2021-08-23 20:07:49 +00:00
|
|
|
if ((arg_info(op->args[1])->z_mask & 0x80) != 0) {
|
2013-01-11 23:42:52 +00:00
|
|
|
break;
|
|
|
|
}
|
2020-12-11 15:24:24 +00:00
|
|
|
QEMU_FALLTHROUGH;
|
2013-01-11 23:42:52 +00:00
|
|
|
CASE_OP_32_64(ext8u):
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = 0xff;
|
2013-01-11 23:42:52 +00:00
|
|
|
goto and_const;
|
|
|
|
CASE_OP_32_64(ext16s):
|
2021-08-23 20:07:49 +00:00
|
|
|
if ((arg_info(op->args[1])->z_mask & 0x8000) != 0) {
|
2013-01-11 23:42:52 +00:00
|
|
|
break;
|
|
|
|
}
|
2020-12-11 15:24:24 +00:00
|
|
|
QEMU_FALLTHROUGH;
|
2013-01-11 23:42:52 +00:00
|
|
|
CASE_OP_32_64(ext16u):
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = 0xffff;
|
2013-01-11 23:42:52 +00:00
|
|
|
goto and_const;
|
|
|
|
case INDEX_op_ext32s_i64:
|
2021-08-23 20:07:49 +00:00
|
|
|
if ((arg_info(op->args[1])->z_mask & 0x80000000) != 0) {
|
2013-01-11 23:42:52 +00:00
|
|
|
break;
|
|
|
|
}
|
2020-12-11 15:24:24 +00:00
|
|
|
QEMU_FALLTHROUGH;
|
2013-01-11 23:42:52 +00:00
|
|
|
case INDEX_op_ext32u_i64:
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = 0xffffffffU;
|
2013-01-11 23:42:52 +00:00
|
|
|
goto and_const;
|
|
|
|
|
|
|
|
CASE_OP_32_64(and):
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = arg_info(op->args[2])->z_mask;
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(op->args[2])) {
|
2013-01-11 23:42:52 +00:00
|
|
|
and_const:
|
2021-08-23 20:07:49 +00:00
|
|
|
affected = arg_info(op->args[1])->z_mask & ~z_mask;
|
2013-01-11 23:42:52 +00:00
|
|
|
}
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = arg_info(op->args[1])->z_mask & z_mask;
|
2013-01-11 23:42:52 +00:00
|
|
|
break;
|
|
|
|
|
2015-07-27 10:41:45 +00:00
|
|
|
case INDEX_op_ext_i32_i64:
|
2021-08-23 20:07:49 +00:00
|
|
|
if ((arg_info(op->args[1])->z_mask & 0x80000000) != 0) {
|
2015-07-27 10:41:45 +00:00
|
|
|
break;
|
|
|
|
}
|
2020-12-11 15:24:24 +00:00
|
|
|
QEMU_FALLTHROUGH;
|
2015-07-27 10:41:45 +00:00
|
|
|
case INDEX_op_extu_i32_i64:
|
|
|
|
/* We do not compute affected as it is a size changing op. */
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = (uint32_t)arg_info(op->args[1])->z_mask;
|
2015-07-27 10:41:45 +00:00
|
|
|
break;
|
|
|
|
|
2014-01-28 20:03:24 +00:00
|
|
|
CASE_OP_32_64(andc):
|
|
|
|
/* Known-zeros does not imply known-ones. Therefore unless
|
2016-12-08 20:28:42 +00:00
|
|
|
op->args[2] is constant, we can't infer anything from it. */
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(op->args[2])) {
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = ~arg_info(op->args[2])->z_mask;
|
2014-01-28 20:03:24 +00:00
|
|
|
goto and_const;
|
|
|
|
}
|
2017-06-20 20:43:15 +00:00
|
|
|
/* But we certainly know nothing outside args[1] may be set. */
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = arg_info(op->args[1])->z_mask;
|
2014-01-28 20:03:24 +00:00
|
|
|
break;
|
|
|
|
|
2013-09-03 06:27:38 +00:00
|
|
|
case INDEX_op_sar_i32:
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(op->args[2])) {
|
|
|
|
tmp = arg_info(op->args[2])->val & 31;
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = (int32_t)arg_info(op->args[1])->z_mask >> tmp;
|
2013-09-03 06:27:38 +00:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
case INDEX_op_sar_i64:
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(op->args[2])) {
|
|
|
|
tmp = arg_info(op->args[2])->val & 63;
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = (int64_t)arg_info(op->args[1])->z_mask >> tmp;
|
2013-01-11 23:42:52 +00:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
2013-09-03 06:27:38 +00:00
|
|
|
case INDEX_op_shr_i32:
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(op->args[2])) {
|
|
|
|
tmp = arg_info(op->args[2])->val & 31;
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = (uint32_t)arg_info(op->args[1])->z_mask >> tmp;
|
2013-09-03 06:27:38 +00:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
case INDEX_op_shr_i64:
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(op->args[2])) {
|
|
|
|
tmp = arg_info(op->args[2])->val & 63;
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = (uint64_t)arg_info(op->args[1])->z_mask >> tmp;
|
2013-01-11 23:42:52 +00:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
2015-07-24 14:16:00 +00:00
|
|
|
case INDEX_op_extrl_i64_i32:
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = (uint32_t)arg_info(op->args[1])->z_mask;
|
2015-07-24 14:16:00 +00:00
|
|
|
break;
|
|
|
|
case INDEX_op_extrh_i64_i32:
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = (uint64_t)arg_info(op->args[1])->z_mask >> 32;
|
2013-09-10 00:03:24 +00:00
|
|
|
break;
|
|
|
|
|
2013-01-11 23:42:52 +00:00
|
|
|
CASE_OP_32_64(shl):
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(op->args[2])) {
|
|
|
|
tmp = arg_info(op->args[2])->val & (TCG_TARGET_REG_BITS - 1);
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = arg_info(op->args[1])->z_mask << tmp;
|
2013-01-11 23:42:52 +00:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
|
|
|
CASE_OP_32_64(neg):
|
|
|
|
/* Set to 1 all bits to the left of the rightmost. */
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = -(arg_info(op->args[1])->z_mask
|
|
|
|
& -arg_info(op->args[1])->z_mask);
|
2013-01-11 23:42:52 +00:00
|
|
|
break;
|
|
|
|
|
|
|
|
CASE_OP_32_64(deposit):
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = deposit64(arg_info(op->args[1])->z_mask,
|
|
|
|
op->args[3], op->args[4],
|
|
|
|
arg_info(op->args[2])->z_mask);
|
2013-01-11 23:42:52 +00:00
|
|
|
break;
|
|
|
|
|
2016-10-14 17:04:32 +00:00
|
|
|
CASE_OP_32_64(extract):
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = extract64(arg_info(op->args[1])->z_mask,
|
|
|
|
op->args[2], op->args[3]);
|
2016-12-08 20:28:42 +00:00
|
|
|
if (op->args[2] == 0) {
|
2021-08-23 20:07:49 +00:00
|
|
|
affected = arg_info(op->args[1])->z_mask & ~z_mask;
|
2016-10-14 17:04:32 +00:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
CASE_OP_32_64(sextract):
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = sextract64(arg_info(op->args[1])->z_mask,
|
|
|
|
op->args[2], op->args[3]);
|
|
|
|
if (op->args[2] == 0 && (tcg_target_long)z_mask >= 0) {
|
|
|
|
affected = arg_info(op->args[1])->z_mask & ~z_mask;
|
2016-10-14 17:04:32 +00:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
2013-01-11 23:42:52 +00:00
|
|
|
CASE_OP_32_64(or):
|
|
|
|
CASE_OP_32_64(xor):
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = arg_info(op->args[1])->z_mask
|
|
|
|
| arg_info(op->args[2])->z_mask;
|
2013-01-11 23:42:52 +00:00
|
|
|
break;
|
|
|
|
|
2016-11-16 08:23:28 +00:00
|
|
|
case INDEX_op_clz_i32:
|
|
|
|
case INDEX_op_ctz_i32:
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = arg_info(op->args[2])->z_mask | 31;
|
2016-11-16 08:23:28 +00:00
|
|
|
break;
|
|
|
|
|
|
|
|
case INDEX_op_clz_i64:
|
|
|
|
case INDEX_op_ctz_i64:
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = arg_info(op->args[2])->z_mask | 63;
|
2016-11-16 08:23:28 +00:00
|
|
|
break;
|
|
|
|
|
2016-11-21 10:13:39 +00:00
|
|
|
case INDEX_op_ctpop_i32:
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = 32 | 31;
|
2016-11-21 10:13:39 +00:00
|
|
|
break;
|
|
|
|
case INDEX_op_ctpop_i64:
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = 64 | 63;
|
2016-11-21 10:13:39 +00:00
|
|
|
break;
|
|
|
|
|
2013-01-11 23:42:52 +00:00
|
|
|
CASE_OP_32_64(setcond):
|
2014-04-24 05:18:30 +00:00
|
|
|
case INDEX_op_setcond2_i32:
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = 1;
|
2013-01-11 23:42:52 +00:00
|
|
|
break;
|
|
|
|
|
|
|
|
CASE_OP_32_64(movcond):
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = arg_info(op->args[3])->z_mask
|
|
|
|
| arg_info(op->args[4])->z_mask;
|
2013-01-11 23:42:52 +00:00
|
|
|
break;
|
|
|
|
|
2013-09-03 06:27:39 +00:00
|
|
|
CASE_OP_32_64(ld8u):
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = 0xff;
|
2013-09-03 06:27:39 +00:00
|
|
|
break;
|
|
|
|
CASE_OP_32_64(ld16u):
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = 0xffff;
|
2013-09-03 06:27:39 +00:00
|
|
|
break;
|
|
|
|
case INDEX_op_ld32u_i64:
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = 0xffffffffu;
|
2013-09-03 06:27:39 +00:00
|
|
|
break;
|
|
|
|
|
|
|
|
CASE_OP_32_64(qemu_ld):
|
|
|
|
{
|
2021-07-25 22:06:49 +00:00
|
|
|
MemOpIdx oi = op->args[nb_oargs + nb_iargs];
|
2019-08-23 18:10:58 +00:00
|
|
|
MemOp mop = get_memop(oi);
|
2013-09-03 06:27:39 +00:00
|
|
|
if (!(mop & MO_SIGN)) {
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = (2ULL << ((8 << (mop & MO_SIZE)) - 1)) - 1;
|
2013-09-03 06:27:39 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
2021-06-13 20:04:00 +00:00
|
|
|
CASE_OP_32_64(bswap16):
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = arg_info(op->args[1])->z_mask;
|
|
|
|
if (z_mask <= 0xffff) {
|
2021-06-13 20:04:00 +00:00
|
|
|
op->args[2] |= TCG_BSWAP_IZ;
|
|
|
|
}
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = bswap16(z_mask);
|
2021-06-13 20:04:00 +00:00
|
|
|
switch (op->args[2] & (TCG_BSWAP_OZ | TCG_BSWAP_OS)) {
|
|
|
|
case TCG_BSWAP_OZ:
|
|
|
|
break;
|
|
|
|
case TCG_BSWAP_OS:
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = (int16_t)z_mask;
|
2021-06-13 20:04:00 +00:00
|
|
|
break;
|
|
|
|
default: /* undefined high bits */
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask |= MAKE_64BIT_MASK(16, 48);
|
2021-06-13 20:04:00 +00:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
|
|
|
case INDEX_op_bswap32_i64:
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = arg_info(op->args[1])->z_mask;
|
|
|
|
if (z_mask <= 0xffffffffu) {
|
2021-06-13 20:04:00 +00:00
|
|
|
op->args[2] |= TCG_BSWAP_IZ;
|
|
|
|
}
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = bswap32(z_mask);
|
2021-06-13 20:04:00 +00:00
|
|
|
switch (op->args[2] & (TCG_BSWAP_OZ | TCG_BSWAP_OS)) {
|
|
|
|
case TCG_BSWAP_OZ:
|
|
|
|
break;
|
|
|
|
case TCG_BSWAP_OS:
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask = (int32_t)z_mask;
|
2021-06-13 20:04:00 +00:00
|
|
|
break;
|
|
|
|
default: /* undefined high bits */
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask |= MAKE_64BIT_MASK(32, 32);
|
2021-06-13 20:04:00 +00:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
2013-01-11 23:42:52 +00:00
|
|
|
default:
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2014-06-09 01:24:14 +00:00
|
|
|
/* 32-bit ops generate 32-bit results. For the result is zero test
|
|
|
|
below, we can ignore high bits, but for further optimizations we
|
|
|
|
need to record that the high bits contain garbage. */
|
2021-08-23 20:07:49 +00:00
|
|
|
partmask = z_mask;
|
2014-06-09 01:24:14 +00:00
|
|
|
if (!(def->flags & TCG_OPF_64BIT)) {
|
2021-08-23 20:07:49 +00:00
|
|
|
z_mask |= ~(tcg_target_ulong)0xffffffffu;
|
2014-05-22 18:14:10 +00:00
|
|
|
partmask &= 0xffffffffu;
|
|
|
|
affected &= 0xffffffffu;
|
2013-09-03 06:27:38 +00:00
|
|
|
}
|
|
|
|
|
2014-05-22 18:14:10 +00:00
|
|
|
if (partmask == 0) {
|
2016-04-21 08:48:49 +00:00
|
|
|
tcg_debug_assert(nb_oargs == 1);
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_movi(&ctx, op, op->args[0], 0);
|
optimize: optimize using nonzero bits
This adds two optimizations using the non-zero bit mask. In some cases
involving shifts or ANDs the value can become zero, and can thus be
optimized to a move of zero. Second, useless zero-extension or an
AND with constant can be detected that would only zero bits that are
already zero.
The main advantage of this optimization is that it turns zero-extensions
into moves, thus enabling much better copy propagation (around 1% code
reduction). Here is for example a "test $0xff0000,%ecx + je" before
optimization:
mov_i64 tmp0,rcx
movi_i64 tmp1,$0xff0000
discard cc_src
and_i64 cc_dst,tmp0,tmp1
movi_i32 cc_op,$0x1c
ext32u_i64 tmp0,cc_dst
movi_i64 tmp12,$0x0
brcond_i64 tmp0,tmp12,eq,$0x0
and after (without patch on the left, with on the right):
movi_i64 tmp1,$0xff0000 movi_i64 tmp1,$0xff0000
discard cc_src discard cc_src
and_i64 cc_dst,rcx,tmp1 and_i64 cc_dst,rcx,tmp1
movi_i32 cc_op,$0x1c movi_i32 cc_op,$0x1c
ext32u_i64 tmp0,cc_dst
movi_i64 tmp12,$0x0 movi_i64 tmp12,$0x0
brcond_i64 tmp0,tmp12,eq,$0x0 brcond_i64 cc_dst,tmp12,eq,$0x0
Other similar cases: "test %eax, %eax + jne" where eax is already 32-bit
(after optimization, without patch on the left, with on the right):
discard cc_src discard cc_src
mov_i64 cc_dst,rax mov_i64 cc_dst,rax
movi_i32 cc_op,$0x1c movi_i32 cc_op,$0x1c
ext32u_i64 tmp0,cc_dst
movi_i64 tmp12,$0x0 movi_i64 tmp12,$0x0
brcond_i64 tmp0,tmp12,ne,$0x0 brcond_i64 rax,tmp12,ne,$0x0
"test $0x1, %dl + je":
movi_i64 tmp1,$0x1 movi_i64 tmp1,$0x1
discard cc_src discard cc_src
and_i64 cc_dst,rdx,tmp1 and_i64 cc_dst,rdx,tmp1
movi_i32 cc_op,$0x1a movi_i32 cc_op,$0x1a
ext8u_i64 tmp0,cc_dst
movi_i64 tmp12,$0x0 movi_i64 tmp12,$0x0
brcond_i64 tmp0,tmp12,eq,$0x0 brcond_i64 cc_dst,tmp12,eq,$0x0
In some cases TCG even outsmarts GCC. :) Here the input code has
"and $0x2,%eax + movslq %eax,%rbx + test %rbx, %rbx" and the optimizer,
thanks to copy propagation, does the following:
movi_i64 tmp12,$0x2 movi_i64 tmp12,$0x2
and_i64 rax,rax,tmp12 and_i64 rax,rax,tmp12
mov_i64 cc_dst,rax mov_i64 cc_dst,rax
ext32s_i64 tmp0,rax -> nop
mov_i64 rbx,tmp0 -> mov_i64 rbx,cc_dst
and_i64 cc_dst,rbx,rbx -> nop
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
Signed-off-by: Richard Henderson <rth@twiddle.net>
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
2013-01-11 23:42:53 +00:00
|
|
|
continue;
|
|
|
|
}
|
|
|
|
if (affected == 0) {
|
2016-04-21 08:48:49 +00:00
|
|
|
tcg_debug_assert(nb_oargs == 1);
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_mov(&ctx, op, op->args[0], op->args[1]);
|
optimize: optimize using nonzero bits
This adds two optimizations using the non-zero bit mask. In some cases
involving shifts or ANDs the value can become zero, and can thus be
optimized to a move of zero. Second, useless zero-extension or an
AND with constant can be detected that would only zero bits that are
already zero.
The main advantage of this optimization is that it turns zero-extensions
into moves, thus enabling much better copy propagation (around 1% code
reduction). Here is for example a "test $0xff0000,%ecx + je" before
optimization:
mov_i64 tmp0,rcx
movi_i64 tmp1,$0xff0000
discard cc_src
and_i64 cc_dst,tmp0,tmp1
movi_i32 cc_op,$0x1c
ext32u_i64 tmp0,cc_dst
movi_i64 tmp12,$0x0
brcond_i64 tmp0,tmp12,eq,$0x0
and after (without patch on the left, with on the right):
movi_i64 tmp1,$0xff0000 movi_i64 tmp1,$0xff0000
discard cc_src discard cc_src
and_i64 cc_dst,rcx,tmp1 and_i64 cc_dst,rcx,tmp1
movi_i32 cc_op,$0x1c movi_i32 cc_op,$0x1c
ext32u_i64 tmp0,cc_dst
movi_i64 tmp12,$0x0 movi_i64 tmp12,$0x0
brcond_i64 tmp0,tmp12,eq,$0x0 brcond_i64 cc_dst,tmp12,eq,$0x0
Other similar cases: "test %eax, %eax + jne" where eax is already 32-bit
(after optimization, without patch on the left, with on the right):
discard cc_src discard cc_src
mov_i64 cc_dst,rax mov_i64 cc_dst,rax
movi_i32 cc_op,$0x1c movi_i32 cc_op,$0x1c
ext32u_i64 tmp0,cc_dst
movi_i64 tmp12,$0x0 movi_i64 tmp12,$0x0
brcond_i64 tmp0,tmp12,ne,$0x0 brcond_i64 rax,tmp12,ne,$0x0
"test $0x1, %dl + je":
movi_i64 tmp1,$0x1 movi_i64 tmp1,$0x1
discard cc_src discard cc_src
and_i64 cc_dst,rdx,tmp1 and_i64 cc_dst,rdx,tmp1
movi_i32 cc_op,$0x1a movi_i32 cc_op,$0x1a
ext8u_i64 tmp0,cc_dst
movi_i64 tmp12,$0x0 movi_i64 tmp12,$0x0
brcond_i64 tmp0,tmp12,eq,$0x0 brcond_i64 cc_dst,tmp12,eq,$0x0
In some cases TCG even outsmarts GCC. :) Here the input code has
"and $0x2,%eax + movslq %eax,%rbx + test %rbx, %rbx" and the optimizer,
thanks to copy propagation, does the following:
movi_i64 tmp12,$0x2 movi_i64 tmp12,$0x2
and_i64 rax,rax,tmp12 and_i64 rax,rax,tmp12
mov_i64 cc_dst,rax mov_i64 cc_dst,rax
ext32s_i64 tmp0,rax -> nop
mov_i64 rbx,tmp0 -> mov_i64 rbx,cc_dst
and_i64 cc_dst,rbx,rbx -> nop
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
Signed-off-by: Richard Henderson <rth@twiddle.net>
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
2013-01-11 23:42:53 +00:00
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
2012-09-06 14:47:13 +00:00
|
|
|
/* Simplify expression for "op r, a, 0 => movi r, 0" cases */
|
2014-09-19 20:49:15 +00:00
|
|
|
switch (opc) {
|
2017-11-22 08:07:11 +00:00
|
|
|
CASE_OP_32_64_VEC(and):
|
|
|
|
CASE_OP_32_64_VEC(mul):
|
2013-08-14 21:35:56 +00:00
|
|
|
CASE_OP_32_64(muluh):
|
|
|
|
CASE_OP_32_64(mulsh):
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(op->args[2])
|
|
|
|
&& arg_info(op->args[2])->val == 0) {
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_movi(&ctx, op, op->args[0], 0);
|
2011-07-07 12:37:14 +00:00
|
|
|
continue;
|
|
|
|
}
|
|
|
|
break;
|
2012-09-06 14:47:13 +00:00
|
|
|
default:
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Simplify expression for "op r, a, a => mov r, a" cases */
|
2014-09-19 20:49:15 +00:00
|
|
|
switch (opc) {
|
2017-11-22 08:07:11 +00:00
|
|
|
CASE_OP_32_64_VEC(or):
|
|
|
|
CASE_OP_32_64_VEC(and):
|
2017-06-20 20:43:15 +00:00
|
|
|
if (args_are_copies(op->args[1], op->args[2])) {
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_mov(&ctx, op, op->args[0], op->args[1]);
|
2011-07-07 12:37:15 +00:00
|
|
|
continue;
|
|
|
|
}
|
|
|
|
break;
|
2011-07-30 19:18:32 +00:00
|
|
|
default:
|
|
|
|
break;
|
2011-07-07 12:37:14 +00:00
|
|
|
}
|
|
|
|
|
2012-09-18 17:12:36 +00:00
|
|
|
/* Simplify expression for "op r, a, a => movi r, 0" cases */
|
2014-09-19 20:49:15 +00:00
|
|
|
switch (opc) {
|
2017-11-22 08:07:11 +00:00
|
|
|
CASE_OP_32_64_VEC(andc):
|
|
|
|
CASE_OP_32_64_VEC(sub):
|
|
|
|
CASE_OP_32_64_VEC(xor):
|
2017-06-20 20:43:15 +00:00
|
|
|
if (args_are_copies(op->args[1], op->args[2])) {
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_movi(&ctx, op, op->args[0], 0);
|
2012-09-18 17:12:36 +00:00
|
|
|
continue;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2011-07-07 12:37:13 +00:00
|
|
|
/* Propagate constants through copy operations and do constant
|
|
|
|
folding. Constants will be substituted to arguments by register
|
|
|
|
allocator where needed and possible. Also detect copies. */
|
2014-09-19 20:49:15 +00:00
|
|
|
switch (opc) {
|
2017-11-22 08:07:11 +00:00
|
|
|
CASE_OP_32_64_VEC(mov):
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_mov(&ctx, op, op->args[0], op->args[1]);
|
2021-08-24 05:30:17 +00:00
|
|
|
continue;
|
2012-10-02 18:32:24 +00:00
|
|
|
|
2017-11-22 08:07:11 +00:00
|
|
|
case INDEX_op_dup_vec:
|
|
|
|
if (arg_is_const(op->args[1])) {
|
|
|
|
tmp = arg_info(op->args[1])->val;
|
|
|
|
tmp = dup_const(TCGOP_VECE(op), tmp);
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_movi(&ctx, op, op->args[0], tmp);
|
2021-08-24 05:30:17 +00:00
|
|
|
continue;
|
2017-11-22 08:07:11 +00:00
|
|
|
}
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
2017-11-22 08:07:11 +00:00
|
|
|
|
2020-09-06 00:03:35 +00:00
|
|
|
case INDEX_op_dup2_vec:
|
|
|
|
assert(TCG_TARGET_REG_BITS == 32);
|
|
|
|
if (arg_is_const(op->args[1]) && arg_is_const(op->args[2])) {
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_movi(&ctx, op, op->args[0],
|
2020-09-07 00:33:18 +00:00
|
|
|
deposit64(arg_info(op->args[1])->val, 32, 32,
|
|
|
|
arg_info(op->args[2])->val));
|
2021-08-24 05:30:17 +00:00
|
|
|
continue;
|
2020-09-06 00:03:35 +00:00
|
|
|
} else if (args_are_copies(op->args[1], op->args[2])) {
|
|
|
|
op->opc = INDEX_op_dup_vec;
|
|
|
|
TCGOP_VECE(op) = MO_32;
|
|
|
|
nb_iargs = 1;
|
|
|
|
}
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
2020-09-06 00:03:35 +00:00
|
|
|
|
2011-07-07 12:37:17 +00:00
|
|
|
CASE_OP_32_64(not):
|
2011-08-17 21:11:47 +00:00
|
|
|
CASE_OP_32_64(neg):
|
2011-08-17 21:11:46 +00:00
|
|
|
CASE_OP_32_64(ext8s):
|
|
|
|
CASE_OP_32_64(ext8u):
|
|
|
|
CASE_OP_32_64(ext16s):
|
|
|
|
CASE_OP_32_64(ext16u):
|
2016-11-21 10:13:39 +00:00
|
|
|
CASE_OP_32_64(ctpop):
|
2011-07-07 12:37:17 +00:00
|
|
|
case INDEX_op_ext32s_i64:
|
|
|
|
case INDEX_op_ext32u_i64:
|
2015-07-27 10:41:45 +00:00
|
|
|
case INDEX_op_ext_i32_i64:
|
|
|
|
case INDEX_op_extu_i32_i64:
|
2015-07-24 14:16:00 +00:00
|
|
|
case INDEX_op_extrl_i64_i32:
|
|
|
|
case INDEX_op_extrh_i64_i32:
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(op->args[1])) {
|
|
|
|
tmp = do_constant_folding(opc, arg_info(op->args[1])->val, 0);
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_movi(&ctx, op, op->args[0], tmp);
|
2021-08-24 05:30:17 +00:00
|
|
|
continue;
|
2011-07-07 12:37:17 +00:00
|
|
|
}
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
2012-10-02 18:32:24 +00:00
|
|
|
|
2021-06-13 20:04:00 +00:00
|
|
|
CASE_OP_32_64(bswap16):
|
|
|
|
CASE_OP_32_64(bswap32):
|
|
|
|
case INDEX_op_bswap64_i64:
|
|
|
|
if (arg_is_const(op->args[1])) {
|
|
|
|
tmp = do_constant_folding(opc, arg_info(op->args[1])->val,
|
|
|
|
op->args[2]);
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_movi(&ctx, op, op->args[0], tmp);
|
2021-08-24 05:30:17 +00:00
|
|
|
continue;
|
2021-06-13 20:04:00 +00:00
|
|
|
}
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
2021-06-13 20:04:00 +00:00
|
|
|
|
2011-07-07 12:37:14 +00:00
|
|
|
CASE_OP_32_64(add):
|
|
|
|
CASE_OP_32_64(sub):
|
|
|
|
CASE_OP_32_64(mul):
|
2011-07-07 12:37:15 +00:00
|
|
|
CASE_OP_32_64(or):
|
|
|
|
CASE_OP_32_64(and):
|
|
|
|
CASE_OP_32_64(xor):
|
2011-07-07 12:37:16 +00:00
|
|
|
CASE_OP_32_64(shl):
|
|
|
|
CASE_OP_32_64(shr):
|
|
|
|
CASE_OP_32_64(sar):
|
2011-08-17 21:11:46 +00:00
|
|
|
CASE_OP_32_64(rotl):
|
|
|
|
CASE_OP_32_64(rotr):
|
2011-08-17 21:11:47 +00:00
|
|
|
CASE_OP_32_64(andc):
|
|
|
|
CASE_OP_32_64(orc):
|
|
|
|
CASE_OP_32_64(eqv):
|
|
|
|
CASE_OP_32_64(nand):
|
|
|
|
CASE_OP_32_64(nor):
|
2013-08-14 21:35:56 +00:00
|
|
|
CASE_OP_32_64(muluh):
|
|
|
|
CASE_OP_32_64(mulsh):
|
2013-08-14 22:22:46 +00:00
|
|
|
CASE_OP_32_64(div):
|
|
|
|
CASE_OP_32_64(divu):
|
|
|
|
CASE_OP_32_64(rem):
|
|
|
|
CASE_OP_32_64(remu):
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(op->args[1]) && arg_is_const(op->args[2])) {
|
|
|
|
tmp = do_constant_folding(opc, arg_info(op->args[1])->val,
|
|
|
|
arg_info(op->args[2])->val);
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_movi(&ctx, op, op->args[0], tmp);
|
2021-08-24 05:30:17 +00:00
|
|
|
continue;
|
2011-07-07 12:37:14 +00:00
|
|
|
}
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
2012-10-02 18:32:24 +00:00
|
|
|
|
2016-11-16 08:23:28 +00:00
|
|
|
CASE_OP_32_64(clz):
|
|
|
|
CASE_OP_32_64(ctz):
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(op->args[1])) {
|
|
|
|
TCGArg v = arg_info(op->args[1])->val;
|
2016-11-16 08:23:28 +00:00
|
|
|
if (v != 0) {
|
|
|
|
tmp = do_constant_folding(opc, v, 0);
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_movi(&ctx, op, op->args[0], tmp);
|
2016-11-16 08:23:28 +00:00
|
|
|
} else {
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_mov(&ctx, op, op->args[0], op->args[2]);
|
2016-11-16 08:23:28 +00:00
|
|
|
}
|
2021-08-24 05:30:17 +00:00
|
|
|
continue;
|
2016-11-16 08:23:28 +00:00
|
|
|
}
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
2016-11-16 08:23:28 +00:00
|
|
|
|
2012-09-21 09:07:29 +00:00
|
|
|
CASE_OP_32_64(deposit):
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(op->args[1]) && arg_is_const(op->args[2])) {
|
|
|
|
tmp = deposit64(arg_info(op->args[1])->val,
|
|
|
|
op->args[3], op->args[4],
|
|
|
|
arg_info(op->args[2])->val);
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_movi(&ctx, op, op->args[0], tmp);
|
2021-08-24 05:30:17 +00:00
|
|
|
continue;
|
2012-09-21 09:07:29 +00:00
|
|
|
}
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
2012-10-02 18:32:24 +00:00
|
|
|
|
2016-10-14 17:04:32 +00:00
|
|
|
CASE_OP_32_64(extract):
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(op->args[1])) {
|
|
|
|
tmp = extract64(arg_info(op->args[1])->val,
|
2016-12-08 20:28:42 +00:00
|
|
|
op->args[2], op->args[3]);
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_movi(&ctx, op, op->args[0], tmp);
|
2021-08-24 05:30:17 +00:00
|
|
|
continue;
|
2016-10-14 17:04:32 +00:00
|
|
|
}
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
2016-10-14 17:04:32 +00:00
|
|
|
|
|
|
|
CASE_OP_32_64(sextract):
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(op->args[1])) {
|
|
|
|
tmp = sextract64(arg_info(op->args[1])->val,
|
2016-12-08 20:28:42 +00:00
|
|
|
op->args[2], op->args[3]);
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_movi(&ctx, op, op->args[0], tmp);
|
2021-08-24 05:30:17 +00:00
|
|
|
continue;
|
2016-10-14 17:04:32 +00:00
|
|
|
}
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
2016-10-14 17:04:32 +00:00
|
|
|
|
2019-02-25 18:29:25 +00:00
|
|
|
CASE_OP_32_64(extract2):
|
|
|
|
if (arg_is_const(op->args[1]) && arg_is_const(op->args[2])) {
|
2020-09-06 23:21:32 +00:00
|
|
|
uint64_t v1 = arg_info(op->args[1])->val;
|
|
|
|
uint64_t v2 = arg_info(op->args[2])->val;
|
|
|
|
int shr = op->args[3];
|
2019-02-25 18:29:25 +00:00
|
|
|
|
|
|
|
if (opc == INDEX_op_extract2_i64) {
|
2020-09-06 23:21:32 +00:00
|
|
|
tmp = (v1 >> shr) | (v2 << (64 - shr));
|
2019-02-25 18:29:25 +00:00
|
|
|
} else {
|
2020-09-06 23:21:32 +00:00
|
|
|
tmp = (int32_t)(((uint32_t)v1 >> shr) |
|
|
|
|
((uint32_t)v2 << (32 - shr)));
|
2019-02-25 18:29:25 +00:00
|
|
|
}
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_movi(&ctx, op, op->args[0], tmp);
|
2021-08-24 05:30:17 +00:00
|
|
|
continue;
|
2019-02-25 18:29:25 +00:00
|
|
|
}
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
2019-02-25 18:29:25 +00:00
|
|
|
|
2012-09-06 14:47:14 +00:00
|
|
|
CASE_OP_32_64(setcond):
|
2016-12-08 20:28:42 +00:00
|
|
|
tmp = do_constant_folding_cond(opc, op->args[1],
|
|
|
|
op->args[2], op->args[3]);
|
2012-09-18 17:37:00 +00:00
|
|
|
if (tmp != 2) {
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_movi(&ctx, op, op->args[0], tmp);
|
2021-08-24 05:30:17 +00:00
|
|
|
continue;
|
2012-09-06 14:47:14 +00:00
|
|
|
}
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
2012-10-02 18:32:24 +00:00
|
|
|
|
2012-09-06 14:47:14 +00:00
|
|
|
CASE_OP_32_64(brcond):
|
2016-12-08 20:28:42 +00:00
|
|
|
tmp = do_constant_folding_cond(opc, op->args[0],
|
|
|
|
op->args[1], op->args[2]);
|
2021-08-24 05:30:17 +00:00
|
|
|
switch (tmp) {
|
|
|
|
case 0:
|
|
|
|
tcg_op_remove(s, op);
|
|
|
|
continue;
|
|
|
|
case 1:
|
|
|
|
memset(&ctx.temps_used, 0, sizeof(ctx.temps_used));
|
|
|
|
op->opc = opc = INDEX_op_br;
|
|
|
|
op->args[0] = op->args[3];
|
2012-10-02 18:32:24 +00:00
|
|
|
break;
|
2012-09-06 14:47:14 +00:00
|
|
|
}
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
2012-10-02 18:32:24 +00:00
|
|
|
|
2012-09-21 17:13:37 +00:00
|
|
|
CASE_OP_32_64(movcond):
|
2016-12-08 20:28:42 +00:00
|
|
|
tmp = do_constant_folding_cond(opc, op->args[1],
|
|
|
|
op->args[2], op->args[5]);
|
2012-09-18 17:37:00 +00:00
|
|
|
if (tmp != 2) {
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_mov(&ctx, op, op->args[0], op->args[4-tmp]);
|
2021-08-24 05:30:17 +00:00
|
|
|
continue;
|
2012-09-21 17:13:37 +00:00
|
|
|
}
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(op->args[3]) && arg_is_const(op->args[4])) {
|
2020-09-06 23:21:32 +00:00
|
|
|
uint64_t tv = arg_info(op->args[3])->val;
|
|
|
|
uint64_t fv = arg_info(op->args[4])->val;
|
2016-12-08 20:28:42 +00:00
|
|
|
TCGCond cond = op->args[5];
|
2020-09-06 23:21:32 +00:00
|
|
|
|
2016-10-24 03:44:32 +00:00
|
|
|
if (fv == 1 && tv == 0) {
|
|
|
|
cond = tcg_invert_cond(cond);
|
|
|
|
} else if (!(tv == 1 && fv == 0)) {
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
2016-10-24 03:44:32 +00:00
|
|
|
}
|
2016-12-08 20:28:42 +00:00
|
|
|
op->args[3] = cond;
|
2016-10-24 03:44:32 +00:00
|
|
|
op->opc = opc = (opc == INDEX_op_movcond_i32
|
|
|
|
? INDEX_op_setcond_i32
|
|
|
|
: INDEX_op_setcond_i64);
|
|
|
|
nb_iargs = 2;
|
|
|
|
}
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
2012-10-02 18:32:28 +00:00
|
|
|
|
|
|
|
case INDEX_op_add2_i32:
|
|
|
|
case INDEX_op_sub2_i32:
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(op->args[2]) && arg_is_const(op->args[3])
|
|
|
|
&& arg_is_const(op->args[4]) && arg_is_const(op->args[5])) {
|
|
|
|
uint32_t al = arg_info(op->args[2])->val;
|
|
|
|
uint32_t ah = arg_info(op->args[3])->val;
|
|
|
|
uint32_t bl = arg_info(op->args[4])->val;
|
|
|
|
uint32_t bh = arg_info(op->args[5])->val;
|
2012-10-02 18:32:28 +00:00
|
|
|
uint64_t a = ((uint64_t)ah << 32) | al;
|
|
|
|
uint64_t b = ((uint64_t)bh << 32) | bl;
|
|
|
|
TCGArg rl, rh;
|
2020-03-31 03:42:43 +00:00
|
|
|
TCGOp *op2 = tcg_op_insert_before(s, op, INDEX_op_mov_i32);
|
2012-10-02 18:32:28 +00:00
|
|
|
|
2014-09-19 20:49:15 +00:00
|
|
|
if (opc == INDEX_op_add2_i32) {
|
2012-10-02 18:32:28 +00:00
|
|
|
a += b;
|
|
|
|
} else {
|
|
|
|
a -= b;
|
|
|
|
}
|
|
|
|
|
2016-12-08 20:28:42 +00:00
|
|
|
rl = op->args[0];
|
|
|
|
rh = op->args[1];
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_movi(&ctx, op, rl, (int32_t)a);
|
|
|
|
tcg_opt_gen_movi(&ctx, op2, rh, (int32_t)(a >> 32));
|
2021-08-24 05:30:17 +00:00
|
|
|
continue;
|
2012-10-02 18:32:28 +00:00
|
|
|
}
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
2012-10-02 18:32:30 +00:00
|
|
|
|
|
|
|
case INDEX_op_mulu2_i32:
|
2017-06-20 20:43:15 +00:00
|
|
|
if (arg_is_const(op->args[2]) && arg_is_const(op->args[3])) {
|
|
|
|
uint32_t a = arg_info(op->args[2])->val;
|
|
|
|
uint32_t b = arg_info(op->args[3])->val;
|
2012-10-02 18:32:30 +00:00
|
|
|
uint64_t r = (uint64_t)a * b;
|
|
|
|
TCGArg rl, rh;
|
2020-03-31 03:42:43 +00:00
|
|
|
TCGOp *op2 = tcg_op_insert_before(s, op, INDEX_op_mov_i32);
|
2012-10-02 18:32:30 +00:00
|
|
|
|
2016-12-08 20:28:42 +00:00
|
|
|
rl = op->args[0];
|
|
|
|
rh = op->args[1];
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_movi(&ctx, op, rl, (int32_t)r);
|
|
|
|
tcg_opt_gen_movi(&ctx, op2, rh, (int32_t)(r >> 32));
|
2021-08-24 05:30:17 +00:00
|
|
|
continue;
|
2012-10-02 18:32:30 +00:00
|
|
|
}
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
2012-10-02 18:32:24 +00:00
|
|
|
|
2012-10-02 18:32:25 +00:00
|
|
|
case INDEX_op_brcond2_i32:
|
2016-12-08 20:28:42 +00:00
|
|
|
tmp = do_constant_folding_cond2(&op->args[0], &op->args[2],
|
|
|
|
op->args[4]);
|
2021-08-24 05:30:17 +00:00
|
|
|
if (tmp == 0) {
|
2014-04-24 05:18:30 +00:00
|
|
|
do_brcond_false:
|
2021-08-24 05:30:17 +00:00
|
|
|
tcg_op_remove(s, op);
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
if (tmp == 1) {
|
|
|
|
do_brcond_true:
|
|
|
|
op->opc = opc = INDEX_op_br;
|
|
|
|
op->args[0] = op->args[5];
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
if ((op->args[4] == TCG_COND_LT || op->args[4] == TCG_COND_GE)
|
|
|
|
&& arg_is_const(op->args[2])
|
|
|
|
&& arg_info(op->args[2])->val == 0
|
|
|
|
&& arg_is_const(op->args[3])
|
|
|
|
&& arg_info(op->args[3])->val == 0) {
|
2012-10-02 18:32:27 +00:00
|
|
|
/* Simplify LT/GE comparisons vs zero to a single compare
|
|
|
|
vs the high word of the input. */
|
2014-04-24 05:18:30 +00:00
|
|
|
do_brcond_high:
|
2021-08-24 05:30:17 +00:00
|
|
|
op->opc = opc = INDEX_op_brcond_i32;
|
2016-12-08 20:28:42 +00:00
|
|
|
op->args[0] = op->args[1];
|
|
|
|
op->args[1] = op->args[3];
|
|
|
|
op->args[2] = op->args[4];
|
|
|
|
op->args[3] = op->args[5];
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
if (op->args[4] == TCG_COND_EQ) {
|
2014-04-24 05:18:30 +00:00
|
|
|
/* Simplify EQ comparisons where one of the pairs
|
|
|
|
can be simplified. */
|
|
|
|
tmp = do_constant_folding_cond(INDEX_op_brcond_i32,
|
2016-12-08 20:28:42 +00:00
|
|
|
op->args[0], op->args[2],
|
|
|
|
TCG_COND_EQ);
|
2014-04-24 05:18:30 +00:00
|
|
|
if (tmp == 0) {
|
|
|
|
goto do_brcond_false;
|
|
|
|
} else if (tmp == 1) {
|
|
|
|
goto do_brcond_high;
|
|
|
|
}
|
|
|
|
tmp = do_constant_folding_cond(INDEX_op_brcond_i32,
|
2016-12-08 20:28:42 +00:00
|
|
|
op->args[1], op->args[3],
|
|
|
|
TCG_COND_EQ);
|
2014-04-24 05:18:30 +00:00
|
|
|
if (tmp == 0) {
|
|
|
|
goto do_brcond_false;
|
|
|
|
} else if (tmp != 1) {
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
2014-04-24 05:18:30 +00:00
|
|
|
}
|
|
|
|
do_brcond_low:
|
2021-08-24 05:06:31 +00:00
|
|
|
memset(&ctx.temps_used, 0, sizeof(ctx.temps_used));
|
2014-09-19 20:49:15 +00:00
|
|
|
op->opc = INDEX_op_brcond_i32;
|
2016-12-08 20:28:42 +00:00
|
|
|
op->args[1] = op->args[2];
|
|
|
|
op->args[2] = op->args[4];
|
|
|
|
op->args[3] = op->args[5];
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
if (op->args[4] == TCG_COND_NE) {
|
2014-04-24 05:18:30 +00:00
|
|
|
/* Simplify NE comparisons where one of the pairs
|
|
|
|
can be simplified. */
|
|
|
|
tmp = do_constant_folding_cond(INDEX_op_brcond_i32,
|
2016-12-08 20:28:42 +00:00
|
|
|
op->args[0], op->args[2],
|
|
|
|
TCG_COND_NE);
|
2014-04-24 05:18:30 +00:00
|
|
|
if (tmp == 0) {
|
|
|
|
goto do_brcond_high;
|
|
|
|
} else if (tmp == 1) {
|
|
|
|
goto do_brcond_true;
|
|
|
|
}
|
|
|
|
tmp = do_constant_folding_cond(INDEX_op_brcond_i32,
|
2016-12-08 20:28:42 +00:00
|
|
|
op->args[1], op->args[3],
|
|
|
|
TCG_COND_NE);
|
2014-04-24 05:18:30 +00:00
|
|
|
if (tmp == 0) {
|
|
|
|
goto do_brcond_low;
|
|
|
|
} else if (tmp == 1) {
|
|
|
|
goto do_brcond_true;
|
|
|
|
}
|
2012-10-02 18:32:25 +00:00
|
|
|
}
|
2012-10-02 18:32:27 +00:00
|
|
|
break;
|
2012-10-02 18:32:25 +00:00
|
|
|
|
|
|
|
case INDEX_op_setcond2_i32:
|
2016-12-08 20:28:42 +00:00
|
|
|
tmp = do_constant_folding_cond2(&op->args[1], &op->args[3],
|
|
|
|
op->args[5]);
|
2012-10-02 18:32:27 +00:00
|
|
|
if (tmp != 2) {
|
2014-04-24 05:18:30 +00:00
|
|
|
do_setcond_const:
|
2021-08-24 14:13:45 +00:00
|
|
|
tcg_opt_gen_movi(&ctx, op, op->args[0], tmp);
|
2021-08-24 05:30:17 +00:00
|
|
|
continue;
|
|
|
|
}
|
|
|
|
if ((op->args[5] == TCG_COND_LT || op->args[5] == TCG_COND_GE)
|
|
|
|
&& arg_is_const(op->args[3])
|
|
|
|
&& arg_info(op->args[3])->val == 0
|
|
|
|
&& arg_is_const(op->args[4])
|
|
|
|
&& arg_info(op->args[4])->val == 0) {
|
2012-10-02 18:32:27 +00:00
|
|
|
/* Simplify LT/GE comparisons vs zero to a single compare
|
|
|
|
vs the high word of the input. */
|
2014-04-24 05:18:30 +00:00
|
|
|
do_setcond_high:
|
2016-12-08 20:28:42 +00:00
|
|
|
reset_temp(op->args[0]);
|
2021-08-23 20:07:49 +00:00
|
|
|
arg_info(op->args[0])->z_mask = 1;
|
2014-09-19 20:49:15 +00:00
|
|
|
op->opc = INDEX_op_setcond_i32;
|
2016-12-08 20:28:42 +00:00
|
|
|
op->args[1] = op->args[2];
|
|
|
|
op->args[2] = op->args[4];
|
|
|
|
op->args[3] = op->args[5];
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
if (op->args[5] == TCG_COND_EQ) {
|
2014-04-24 05:18:30 +00:00
|
|
|
/* Simplify EQ comparisons where one of the pairs
|
|
|
|
can be simplified. */
|
|
|
|
tmp = do_constant_folding_cond(INDEX_op_setcond_i32,
|
2016-12-08 20:28:42 +00:00
|
|
|
op->args[1], op->args[3],
|
|
|
|
TCG_COND_EQ);
|
2014-04-24 05:18:30 +00:00
|
|
|
if (tmp == 0) {
|
|
|
|
goto do_setcond_const;
|
|
|
|
} else if (tmp == 1) {
|
|
|
|
goto do_setcond_high;
|
|
|
|
}
|
|
|
|
tmp = do_constant_folding_cond(INDEX_op_setcond_i32,
|
2016-12-08 20:28:42 +00:00
|
|
|
op->args[2], op->args[4],
|
|
|
|
TCG_COND_EQ);
|
2014-04-24 05:18:30 +00:00
|
|
|
if (tmp == 0) {
|
|
|
|
goto do_setcond_high;
|
|
|
|
} else if (tmp != 1) {
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
2014-04-24 05:18:30 +00:00
|
|
|
}
|
|
|
|
do_setcond_low:
|
2016-12-08 20:28:42 +00:00
|
|
|
reset_temp(op->args[0]);
|
2021-08-23 20:07:49 +00:00
|
|
|
arg_info(op->args[0])->z_mask = 1;
|
2014-09-19 20:49:15 +00:00
|
|
|
op->opc = INDEX_op_setcond_i32;
|
2016-12-08 20:28:42 +00:00
|
|
|
op->args[2] = op->args[3];
|
|
|
|
op->args[3] = op->args[5];
|
2021-08-24 05:30:17 +00:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
if (op->args[5] == TCG_COND_NE) {
|
2014-04-24 05:18:30 +00:00
|
|
|
/* Simplify NE comparisons where one of the pairs
|
|
|
|
can be simplified. */
|
|
|
|
tmp = do_constant_folding_cond(INDEX_op_setcond_i32,
|
2016-12-08 20:28:42 +00:00
|
|
|
op->args[1], op->args[3],
|
|
|
|
TCG_COND_NE);
|
2014-04-24 05:18:30 +00:00
|
|
|
if (tmp == 0) {
|
|
|
|
goto do_setcond_high;
|
|
|
|
} else if (tmp == 1) {
|
|
|
|
goto do_setcond_const;
|
|
|
|
}
|
|
|
|
tmp = do_constant_folding_cond(INDEX_op_setcond_i32,
|
2016-12-08 20:28:42 +00:00
|
|
|
op->args[2], op->args[4],
|
|
|
|
TCG_COND_NE);
|
2014-04-24 05:18:30 +00:00
|
|
|
if (tmp == 0) {
|
|
|
|
goto do_setcond_low;
|
|
|
|
} else if (tmp == 1) {
|
|
|
|
goto do_setcond_const;
|
|
|
|
}
|
2012-10-02 18:32:25 +00:00
|
|
|
}
|
2012-10-02 18:32:27 +00:00
|
|
|
break;
|
2012-10-02 18:32:25 +00:00
|
|
|
|
2021-08-24 05:30:17 +00:00
|
|
|
default:
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Some of the folding above can change opc. */
|
|
|
|
opc = op->opc;
|
|
|
|
def = &tcg_op_defs[opc];
|
|
|
|
if (def->flags & TCG_OPF_BB_END) {
|
|
|
|
memset(&ctx.temps_used, 0, sizeof(ctx.temps_used));
|
|
|
|
} else {
|
|
|
|
if (opc == INDEX_op_call &&
|
|
|
|
!(tcg_call_flags(op)
|
2014-03-23 03:06:52 +00:00
|
|
|
& (TCG_CALL_NO_READ_GLOBALS | TCG_CALL_NO_WRITE_GLOBALS))) {
|
2011-07-07 12:37:13 +00:00
|
|
|
for (i = 0; i < nb_globals; i++) {
|
2021-08-24 05:06:31 +00:00
|
|
|
if (test_bit(i, ctx.temps_used.l)) {
|
2017-06-20 20:43:15 +00:00
|
|
|
reset_ts(&s->temps[i]);
|
2015-07-27 10:41:44 +00:00
|
|
|
}
|
2011-07-07 12:37:13 +00:00
|
|
|
}
|
|
|
|
}
|
2012-10-02 18:32:24 +00:00
|
|
|
|
2021-08-24 05:30:17 +00:00
|
|
|
for (i = 0; i < nb_oargs; i++) {
|
|
|
|
reset_temp(op->args[i]);
|
|
|
|
/* Save the corresponding known-zero bits mask for the
|
|
|
|
first output argument (only one supported so far). */
|
|
|
|
if (i == 0) {
|
|
|
|
arg_info(op->args[i])->z_mask = z_mask;
|
2012-09-19 19:40:30 +00:00
|
|
|
}
|
2011-07-07 12:37:13 +00:00
|
|
|
}
|
2011-07-07 12:37:12 +00:00
|
|
|
}
|
2016-08-23 13:48:25 +00:00
|
|
|
|
|
|
|
/* Eliminate duplicate and redundant fence instructions. */
|
2021-08-24 14:38:39 +00:00
|
|
|
if (ctx.prev_mb) {
|
2016-08-23 13:48:25 +00:00
|
|
|
switch (opc) {
|
|
|
|
case INDEX_op_mb:
|
|
|
|
/* Merge two barriers of the same type into one,
|
|
|
|
* or a weaker barrier into a stronger one,
|
|
|
|
* or two weaker barriers into a stronger one.
|
|
|
|
* mb X; mb Y => mb X|Y
|
|
|
|
* mb; strl => mb; st
|
|
|
|
* ldaq; mb => ld; mb
|
|
|
|
* ldaq; strl => ld; mb; st
|
|
|
|
* Other combinations are also merged into a strong
|
|
|
|
* barrier. This is stricter than specified but for
|
|
|
|
* the purposes of TCG is better than not optimizing.
|
|
|
|
*/
|
2021-08-24 14:38:39 +00:00
|
|
|
ctx.prev_mb->args[0] |= op->args[0];
|
2016-08-23 13:48:25 +00:00
|
|
|
tcg_op_remove(s, op);
|
|
|
|
break;
|
|
|
|
|
|
|
|
default:
|
|
|
|
/* Opcodes that end the block stop the optimization. */
|
|
|
|
if ((def->flags & TCG_OPF_BB_END) == 0) {
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
/* fallthru */
|
|
|
|
case INDEX_op_qemu_ld_i32:
|
|
|
|
case INDEX_op_qemu_ld_i64:
|
|
|
|
case INDEX_op_qemu_st_i32:
|
2020-12-09 19:58:39 +00:00
|
|
|
case INDEX_op_qemu_st8_i32:
|
2016-08-23 13:48:25 +00:00
|
|
|
case INDEX_op_qemu_st_i64:
|
|
|
|
case INDEX_op_call:
|
|
|
|
/* Opcodes that touch guest memory stop the optimization. */
|
2021-08-24 14:38:39 +00:00
|
|
|
ctx.prev_mb = NULL;
|
2016-08-23 13:48:25 +00:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
} else if (opc == INDEX_op_mb) {
|
2021-08-24 14:38:39 +00:00
|
|
|
ctx.prev_mb = op;
|
2016-08-23 13:48:25 +00:00
|
|
|
}
|
2011-07-07 12:37:12 +00:00
|
|
|
}
|
|
|
|
}
|