xemu-project/xemu
1
0
Fork 0
mirror of https://github.com/xemu-project/xemu.git synced 2024-11-27 13:30:52 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

target/arm: Move vfp_{load, store}_reg{32, 64} to translate-vfp.c.inc

Browse Source 
The functions vfp_load_reg32(), vfp_load_reg64(), vfp_store_reg32()
and vfp_store_reg64() are used only in translate-vfp.c.inc. Move
them to that file.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20210430132740.10391-7-peter.maydell@linaro.org
This commit is contained in:
Peter Maydell 2021-04-30 14:27:33 +01:00
parent 73d2f5d2bb
commit 06085d6a10
2 changed files with 20 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
target/arm/translate-vfp.c.inc
View File

@ -30,6 +30,26 @@
#include "decode-vfp.c.inc" #include "decode-vfp.c.inc"
#include "decode-vfp-uncond.c.inc" #include "decode-vfp-uncond.c.inc"
static inline void vfp_load_reg64(TCGv_i64 var, int reg)
{
tcg_gen_ld_i64(var, cpu_env, vfp_reg_offset(true, reg));
}
static inline void vfp_store_reg64(TCGv_i64 var, int reg)
{
tcg_gen_st_i64(var, cpu_env, vfp_reg_offset(true, reg));
}
static inline void vfp_load_reg32(TCGv_i32 var, int reg)
{
tcg_gen_ld_i32(var, cpu_env, vfp_reg_offset(false, reg));
}
static inline void vfp_store_reg32(TCGv_i32 var, int reg)
{
tcg_gen_st_i32(var, cpu_env, vfp_reg_offset(false, reg));
}
/* /*
* The imm8 encodes the sign bit, enough bits to represent an exponent in * The imm8 encodes the sign bit, enough bits to represent an exponent in
* the range 01....1xx to 10....0xx, and the most significant 4 bits of * the range 01....1xx to 10....0xx, and the most significant 4 bits of

20
target/arm/translate.c
View File

@ -1144,26 +1144,6 @@ static long vfp_reg_offset(bool dp, unsigned reg)
} }
} }
static inline void vfp_load_reg64(TCGv_i64 var, int reg)
{
tcg_gen_ld_i64(var, cpu_env, vfp_reg_offset(true, reg));
}
static inline void vfp_store_reg64(TCGv_i64 var, int reg)
{
tcg_gen_st_i64(var, cpu_env, vfp_reg_offset(true, reg));
}
static inline void vfp_load_reg32(TCGv_i32 var, int reg)
{
tcg_gen_ld_i32(var, cpu_env, vfp_reg_offset(false, reg));
}
static inline void vfp_store_reg32(TCGv_i32 var, int reg)
{
tcg_gen_st_i32(var, cpu_env, vfp_reg_offset(false, reg));
}
void read_neon_element32(TCGv_i32 dest, int reg, int ele, MemOp memop) void read_neon_element32(TCGv_i32 dest, int reg, int ele, MemOp memop)
{ {
long off = neon_element_offset(reg, ele, memop); long off = neon_element_offset(reg, ele, memop);