mirror of
https://github.com/xemu-project/xemu.git
synced 2024-11-23 11:39:53 +00:00
timer: cadence_ttc: Break out header file to allow embedding
Break out header file to allow embedding of the the TTC. Signed-off-by: Edgar E. Iglesias <edgar.iglesias@amd.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Luc Michel <luc@lmichel.fr> Reviewed-by: Francisco Iglesias <frasse.iglesias@gmail.com> Message-id: 20220331222017.2914409-2-edgar.iglesias@gmail.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
78255ce392
commit
09fc50cdce
@ -24,6 +24,8 @@
|
||||
#include "qemu/timer.h"
|
||||
#include "qom/object.h"
|
||||
|
||||
#include "hw/timer/cadence_ttc.h"
|
||||
|
||||
#ifdef CADENCE_TTC_ERR_DEBUG
|
||||
#define DB_PRINT(...) do { \
|
||||
fprintf(stderr, ": %s: ", __func__); \
|
||||
@ -49,36 +51,6 @@
|
||||
#define CLOCK_CTRL_PS_EN 0x00000001
|
||||
#define CLOCK_CTRL_PS_V 0x0000001e
|
||||
|
||||
typedef struct {
|
||||
QEMUTimer *timer;
|
||||
int freq;
|
||||
|
||||
uint32_t reg_clock;
|
||||
uint32_t reg_count;
|
||||
uint32_t reg_value;
|
||||
uint16_t reg_interval;
|
||||
uint16_t reg_match[3];
|
||||
uint32_t reg_intr;
|
||||
uint32_t reg_intr_en;
|
||||
uint32_t reg_event_ctrl;
|
||||
uint32_t reg_event;
|
||||
|
||||
uint64_t cpu_time;
|
||||
unsigned int cpu_time_valid;
|
||||
|
||||
qemu_irq irq;
|
||||
} CadenceTimerState;
|
||||
|
||||
#define TYPE_CADENCE_TTC "cadence_ttc"
|
||||
OBJECT_DECLARE_SIMPLE_TYPE(CadenceTTCState, CADENCE_TTC)
|
||||
|
||||
struct CadenceTTCState {
|
||||
SysBusDevice parent_obj;
|
||||
|
||||
MemoryRegion iomem;
|
||||
CadenceTimerState timer[3];
|
||||
};
|
||||
|
||||
static void cadence_timer_update(CadenceTimerState *s)
|
||||
{
|
||||
qemu_set_irq(s->irq, !!(s->reg_intr & s->reg_intr_en));
|
||||
|
54
include/hw/timer/cadence_ttc.h
Normal file
54
include/hw/timer/cadence_ttc.h
Normal file
@ -0,0 +1,54 @@
|
||||
/*
|
||||
* Xilinx Zynq cadence TTC model
|
||||
*
|
||||
* Copyright (c) 2011 Xilinx Inc.
|
||||
* Copyright (c) 2012 Peter A.G. Crosthwaite (peter.crosthwaite@petalogix.com)
|
||||
* Copyright (c) 2012 PetaLogix Pty Ltd.
|
||||
* Written By Haibing Ma
|
||||
* M. Habib
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or
|
||||
* modify it under the terms of the GNU General Public License
|
||||
* as published by the Free Software Foundation; either version
|
||||
* 2 of the License, or (at your option) any later version.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License along
|
||||
* with this program; if not, see <http://www.gnu.org/licenses/>.
|
||||
*/
|
||||
#ifndef HW_TIMER_CADENCE_TTC_H
|
||||
#define HW_TIMER_CADENCE_TTC_H
|
||||
|
||||
#include "hw/sysbus.h"
|
||||
#include "qemu/timer.h"
|
||||
|
||||
typedef struct {
|
||||
QEMUTimer *timer;
|
||||
int freq;
|
||||
|
||||
uint32_t reg_clock;
|
||||
uint32_t reg_count;
|
||||
uint32_t reg_value;
|
||||
uint16_t reg_interval;
|
||||
uint16_t reg_match[3];
|
||||
uint32_t reg_intr;
|
||||
uint32_t reg_intr_en;
|
||||
uint32_t reg_event_ctrl;
|
||||
uint32_t reg_event;
|
||||
|
||||
uint64_t cpu_time;
|
||||
unsigned int cpu_time_valid;
|
||||
|
||||
qemu_irq irq;
|
||||
} CadenceTimerState;
|
||||
|
||||
#define TYPE_CADENCE_TTC "cadence_ttc"
|
||||
OBJECT_DECLARE_SIMPLE_TYPE(CadenceTTCState, CADENCE_TTC)
|
||||
|
||||
struct CadenceTTCState {
|
||||
SysBusDevice parent_obj;
|
||||
|
||||
MemoryRegion iomem;
|
||||
CadenceTimerState timer[3];
|
||||
};
|
||||
|
||||
#endif
|
Loading…
Reference in New Issue
Block a user