mirror of
https://github.com/xemu-project/xemu.git
synced 2025-02-10 06:14:12 +00:00
e1000e: Fix CTRL_EXT.EIAME behavior
CTRL_EXT.EIAME bit controls clearing of IAM bits, but current code clears IMS bits instead. See spec. 10.2.2.5 Extended Device Control Register. Signed-off-by: Dmitry Fleytman <dmitry@daynix.com> Signed-off-by: Jason Wang <jasowang@redhat.com>
This commit is contained in:
parent
40364748dd
commit
2d803144a6
@ -2008,8 +2008,8 @@ e1000e_msix_notify_one(E1000ECore *core, uint32_t cause, uint32_t int_cfg)
|
||||
}
|
||||
|
||||
if (core->mac[CTRL_EXT] & E1000_CTRL_EXT_EIAME) {
|
||||
trace_e1000e_irq_ims_clear_eiame(core->mac[IAM], cause);
|
||||
e1000e_clear_ims_bits(core, core->mac[IAM] & cause);
|
||||
trace_e1000e_irq_iam_clear_eiame(core->mac[IAM], cause);
|
||||
core->mac[IAM] &= ~cause;
|
||||
}
|
||||
|
||||
trace_e1000e_irq_icr_clear_eiac(core->mac[ICR], core->mac[EIAC]);
|
||||
|
@ -223,7 +223,7 @@ e1000e_irq_icr_read_entry(uint32_t icr) "Starting ICR read. Current ICR: 0x%x"
|
||||
e1000e_irq_icr_read_exit(uint32_t icr) "Ending ICR read. Current ICR: 0x%x"
|
||||
e1000e_irq_icr_clear_zero_ims(void) "Clearing ICR on read due to zero IMS"
|
||||
e1000e_irq_icr_clear_iame(void) "Clearing ICR on read due to IAME"
|
||||
e1000e_irq_ims_clear_eiame(uint32_t iam, uint32_t cause) "Clearing IMS due to EIAME, IAM: 0x%X, cause: 0x%X"
|
||||
e1000e_irq_iam_clear_eiame(uint32_t iam, uint32_t cause) "Clearing IMS due to EIAME, IAM: 0x%X, cause: 0x%X"
|
||||
e1000e_irq_icr_clear_eiac(uint32_t icr, uint32_t eiac) "Clearing ICR bits due to EIAC, ICR: 0x%X, EIAC: 0x%X"
|
||||
e1000e_irq_ims_clear_set_imc(uint32_t val) "Clearing IMS bits due to IMC write 0x%x"
|
||||
e1000e_irq_fire_delayed_interrupts(void) "Firing delayed interrupts"
|
||||
|
Loading…
x
Reference in New Issue
Block a user