xemu-project/xemu
1
0
Fork 0
mirror of https://github.com/xemu-project/xemu.git synced 2024-11-24 12:09:58 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

target-mips: gen_bshfl()

Browse Source 
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>

git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@6934 c046a42c-6fe2-441c-8c8c-71466251a162
This commit is contained in:
aurel32 2009-03-29 01:18:34 +00:00
parent f157bfe11a
commit 3a55fa4796
1 changed files with 45 additions and 29 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

74
target-mips/translate.c
View File

@ -2619,56 +2619,72 @@ fail:
static void gen_bshfl (DisasContext *ctx, uint32_t op2, int rt, int rd) static void gen_bshfl (DisasContext *ctx, uint32_t op2, int rt, int rd)
{ {
TCGv t0 = tcg_temp_new(); TCGv t0;
TCGv t1 = tcg_temp_new();
gen_load_gpr(t1, rt); if (rd == 0) {
/* If no destination, treat it as a NOP. */
MIPS_DEBUG("NOP");
return;
}
t0 = tcg_temp_new();
gen_load_gpr(t0, rt);
switch (op2) { switch (op2) {
case OPC_WSBH: case OPC_WSBH:
tcg_gen_shri_tl(t0, t1, 8); {
tcg_gen_andi_tl(t0, t0, 0x00FF00FF); TCGv t1 = tcg_temp_new();
tcg_gen_shli_tl(t1, t1, 8);
tcg_gen_andi_tl(t1, t1, ~0x00FF00FF); tcg_gen_shri_tl(t1, t0, 8);
tcg_gen_or_tl(t0, t0, t1); tcg_gen_andi_tl(t1, t1, 0x00FF00FF);
tcg_gen_ext32s_tl(t0, t0); tcg_gen_shli_tl(t0, t0, 8);
tcg_gen_andi_tl(t0, t0, ~0x00FF00FF);
tcg_gen_or_tl(t0, t0, t1);
tcg_temp_free(t1);
tcg_gen_ext32s_tl(cpu_gpr[rd], t0);
}
break; break;
case OPC_SEB: case OPC_SEB:
tcg_gen_ext8s_tl(t0, t1); tcg_gen_ext8s_tl(cpu_gpr[rd], t0);
break; break;
case OPC_SEH: case OPC_SEH:
tcg_gen_ext16s_tl(t0, t1); tcg_gen_ext16s_tl(cpu_gpr[rd], t0);
break; break;
#if defined(TARGET_MIPS64) #if defined(TARGET_MIPS64)
case OPC_DSBH: case OPC_DSBH:
gen_load_gpr(t1, rt); {
tcg_gen_shri_tl(t0, t1, 8); TCGv t1 = tcg_temp_new();
tcg_gen_andi_tl(t0, t0, 0x00FF00FF00FF00FFULL);
tcg_gen_shli_tl(t1, t1, 8); tcg_gen_shri_tl(t1, t0, 8);
tcg_gen_andi_tl(t1, t1, ~0x00FF00FF00FF00FFULL); tcg_gen_andi_tl(t1, t1, 0x00FF00FF00FF00FFULL);
tcg_gen_or_tl(t0, t0, t1); tcg_gen_shli_tl(t0, t0, 8);
tcg_gen_andi_tl(t0, t0, ~0x00FF00FF00FF00FFULL);
tcg_gen_or_tl(cpu_gpr[rd], t0, t1);
tcg_temp_free(t1);
}
break; break;
case OPC_DSHD: case OPC_DSHD:
gen_load_gpr(t1, rt); {
tcg_gen_shri_tl(t0, t1, 16); TCGv t1 = tcg_temp_new();
tcg_gen_andi_tl(t0, t0, 0x0000FFFF0000FFFFULL);
tcg_gen_shli_tl(t1, t1, 16); tcg_gen_shri_tl(t1, t0, 16);
tcg_gen_andi_tl(t1, t1, ~0x0000FFFF0000FFFFULL); tcg_gen_andi_tl(t1, t1, 0x0000FFFF0000FFFFULL);
tcg_gen_or_tl(t1, t0, t1); tcg_gen_shli_tl(t0, t0, 16);
tcg_gen_shri_tl(t0, t1, 32); tcg_gen_andi_tl(t0, t0, ~0x0000FFFF0000FFFFULL);
tcg_gen_shli_tl(t1, t1, 32); tcg_gen_or_tl(t0, t0, t1);
tcg_gen_or_tl(t0, t0, t1); tcg_gen_shri_tl(t1, t0, 32);
tcg_gen_shli_tl(t0, t0, 32);
tcg_gen_or_tl(cpu_gpr[rd], t0, t1);
tcg_temp_free(t1);
}
break; break;
#endif #endif
default: default:
MIPS_INVAL("bsfhl"); MIPS_INVAL("bsfhl");
generate_exception(ctx, EXCP_RI); generate_exception(ctx, EXCP_RI);
tcg_temp_free(t0); tcg_temp_free(t0);
tcg_temp_free(t1);
return; return;
} }
gen_store_gpr(t0, rd);
tcg_temp_free(t0); tcg_temp_free(t0);
tcg_temp_free(t1);
} }
#ifndef CONFIG_USER_ONLY #ifndef CONFIG_USER_ONLY