mirror of
https://github.com/xemu-project/xemu.git
synced 2024-11-23 19:49:43 +00:00
microblaze: Speed up base + index addressing mode
Speed up reg + reg addressing mode when any of the regs is r0. Signed-off-by: Edgar E. Iglesias <edgar.iglesias@petalogix.com>
This commit is contained in:
parent
b2565c694a
commit
4b5ef0b50d
@ -788,6 +788,13 @@ static inline TCGv *compute_ldst_addr(DisasContext *dc, TCGv *t)
|
||||
|
||||
/* Treat the fast cases first. */
|
||||
if (!dc->type_b) {
|
||||
/* If any of the regs is r0, return a ptr to the other. */
|
||||
if (dc->ra == 0) {
|
||||
return &cpu_R[dc->rb];
|
||||
} else if (dc->rb == 0) {
|
||||
return &cpu_R[dc->ra];
|
||||
}
|
||||
|
||||
*t = tcg_temp_new();
|
||||
tcg_gen_add_tl(*t, cpu_R[dc->ra], cpu_R[dc->rb]);
|
||||
return t;
|
||||
|
Loading…
Reference in New Issue
Block a user