mirror of
https://github.com/xemu-project/xemu.git
synced 2024-11-27 21:40:49 +00:00
target-mips: stop translation after ctc1
stop translation as ctc1 instruction can change hflags Reviewed-by: James Hogan <james.hogan@imgtec.com> Signed-off-by: Yongbok Kim <yongbok.kim@imgtec.com> Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
This commit is contained in:
parent
b7651e9521
commit
4cf8a45f56
@ -7490,12 +7490,15 @@ static void gen_mttr(CPUMIPSState *env, DisasContext *ctx, int rd, int rt,
|
||||
break;
|
||||
case 3:
|
||||
/* XXX: For now we support only a single FPU context. */
|
||||
save_cpu_state(ctx, 1);
|
||||
{
|
||||
TCGv_i32 fs_tmp = tcg_const_i32(rd);
|
||||
|
||||
gen_helper_0e2i(ctc1, t0, fs_tmp, rt);
|
||||
tcg_temp_free_i32(fs_tmp);
|
||||
}
|
||||
/* Stop translation as we may have changed hflags */
|
||||
ctx->bstate = BS_STOP;
|
||||
break;
|
||||
/* COP2: Not implemented. */
|
||||
case 4:
|
||||
@ -8089,12 +8092,15 @@ static void gen_cp1 (DisasContext *ctx, uint32_t opc, int rt, int fs)
|
||||
break;
|
||||
case OPC_CTC1:
|
||||
gen_load_gpr(t0, rt);
|
||||
save_cpu_state(ctx, 1);
|
||||
{
|
||||
TCGv_i32 fs_tmp = tcg_const_i32(fs);
|
||||
|
||||
gen_helper_0e2i(ctc1, t0, fs_tmp, rt);
|
||||
tcg_temp_free_i32(fs_tmp);
|
||||
}
|
||||
/* Stop translation as we may have changed hflags */
|
||||
ctx->bstate = BS_STOP;
|
||||
opn = "ctc1";
|
||||
break;
|
||||
#if defined(TARGET_MIPS64)
|
||||
|
Loading…
Reference in New Issue
Block a user