mirror of
https://github.com/xemu-project/xemu.git
synced 2025-02-12 15:38:21 +00:00
pxa2xx_lcd: convert to memory API
Signed-off-by: Benoit Canet <benoit.canet@gmail.com> Signed-off-by: Avi Kivity <avi@redhat.com>
This commit is contained in:
parent
2bf90458a0
commit
5a6fdd91ce
4
hw/pxa.h
4
hw/pxa.h
@ -78,8 +78,8 @@ DeviceState *pxa27x_dma_init(target_phys_addr_t base, qemu_irq irq);
|
|||||||
|
|
||||||
/* pxa2xx_lcd.c */
|
/* pxa2xx_lcd.c */
|
||||||
typedef struct PXA2xxLCDState PXA2xxLCDState;
|
typedef struct PXA2xxLCDState PXA2xxLCDState;
|
||||||
PXA2xxLCDState *pxa2xx_lcdc_init(target_phys_addr_t base,
|
PXA2xxLCDState *pxa2xx_lcdc_init(MemoryRegion *sysmem,
|
||||||
qemu_irq irq);
|
target_phys_addr_t base, qemu_irq irq);
|
||||||
void pxa2xx_lcd_vsync_notifier(PXA2xxLCDState *s, qemu_irq handler);
|
void pxa2xx_lcd_vsync_notifier(PXA2xxLCDState *s, qemu_irq handler);
|
||||||
void pxa2xx_lcdc_oritentation(void *opaque, int angle);
|
void pxa2xx_lcdc_oritentation(void *opaque, int angle);
|
||||||
|
|
||||||
|
@ -2094,7 +2094,7 @@ PXA2xxState *pxa270_init(MemoryRegion *address_space,
|
|||||||
qdev_get_gpio_in(s->dma, PXA2XX_TX_RQ_ICP),
|
qdev_get_gpio_in(s->dma, PXA2XX_TX_RQ_ICP),
|
||||||
serial_hds[i]);
|
serial_hds[i]);
|
||||||
|
|
||||||
s->lcd = pxa2xx_lcdc_init(0x44000000,
|
s->lcd = pxa2xx_lcdc_init(address_space, 0x44000000,
|
||||||
qdev_get_gpio_in(s->pic, PXA2XX_PIC_LCD));
|
qdev_get_gpio_in(s->pic, PXA2XX_PIC_LCD));
|
||||||
|
|
||||||
s->cm_base = 0x41300000;
|
s->cm_base = 0x41300000;
|
||||||
@ -2223,7 +2223,7 @@ PXA2xxState *pxa255_init(MemoryRegion *address_space, unsigned int sdram_size)
|
|||||||
qdev_get_gpio_in(s->dma, PXA2XX_TX_RQ_ICP),
|
qdev_get_gpio_in(s->dma, PXA2XX_TX_RQ_ICP),
|
||||||
serial_hds[i]);
|
serial_hds[i]);
|
||||||
|
|
||||||
s->lcd = pxa2xx_lcdc_init(0x44000000,
|
s->lcd = pxa2xx_lcdc_init(address_space, 0x44000000,
|
||||||
qdev_get_gpio_in(s->pic, PXA2XX_PIC_LCD));
|
qdev_get_gpio_in(s->pic, PXA2XX_PIC_LCD));
|
||||||
|
|
||||||
s->cm_base = 0x41300000;
|
s->cm_base = 0x41300000;
|
||||||
|
@ -30,6 +30,7 @@ struct DMAChannel {
|
|||||||
};
|
};
|
||||||
|
|
||||||
struct PXA2xxLCDState {
|
struct PXA2xxLCDState {
|
||||||
|
MemoryRegion iomem;
|
||||||
qemu_irq irq;
|
qemu_irq irq;
|
||||||
int irqlevel;
|
int irqlevel;
|
||||||
|
|
||||||
@ -315,7 +316,8 @@ static void pxa2xx_descriptor_load(PXA2xxLCDState *s)
|
|||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
static uint32_t pxa2xx_lcdc_read(void *opaque, target_phys_addr_t offset)
|
static uint64_t pxa2xx_lcdc_read(void *opaque, target_phys_addr_t offset,
|
||||||
|
unsigned size)
|
||||||
{
|
{
|
||||||
PXA2xxLCDState *s = (PXA2xxLCDState *) opaque;
|
PXA2xxLCDState *s = (PXA2xxLCDState *) opaque;
|
||||||
int ch;
|
int ch;
|
||||||
@ -408,8 +410,8 @@ static uint32_t pxa2xx_lcdc_read(void *opaque, target_phys_addr_t offset)
|
|||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
static void pxa2xx_lcdc_write(void *opaque,
|
static void pxa2xx_lcdc_write(void *opaque, target_phys_addr_t offset,
|
||||||
target_phys_addr_t offset, uint32_t value)
|
uint64_t value, unsigned size)
|
||||||
{
|
{
|
||||||
PXA2xxLCDState *s = (PXA2xxLCDState *) opaque;
|
PXA2xxLCDState *s = (PXA2xxLCDState *) opaque;
|
||||||
int ch;
|
int ch;
|
||||||
@ -561,16 +563,10 @@ static void pxa2xx_lcdc_write(void *opaque,
|
|||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
static CPUReadMemoryFunc * const pxa2xx_lcdc_readfn[] = {
|
static const MemoryRegionOps pxa2xx_lcdc_ops = {
|
||||||
pxa2xx_lcdc_read,
|
.read = pxa2xx_lcdc_read,
|
||||||
pxa2xx_lcdc_read,
|
.write = pxa2xx_lcdc_write,
|
||||||
pxa2xx_lcdc_read
|
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||||
};
|
|
||||||
|
|
||||||
static CPUWriteMemoryFunc * const pxa2xx_lcdc_writefn[] = {
|
|
||||||
pxa2xx_lcdc_write,
|
|
||||||
pxa2xx_lcdc_write,
|
|
||||||
pxa2xx_lcdc_write
|
|
||||||
};
|
};
|
||||||
|
|
||||||
/* Load new palette for a given DMA channel, convert to internal format */
|
/* Load new palette for a given DMA channel, convert to internal format */
|
||||||
@ -981,9 +977,9 @@ static const VMStateDescription vmstate_pxa2xx_lcdc = {
|
|||||||
#define BITS 32
|
#define BITS 32
|
||||||
#include "pxa2xx_template.h"
|
#include "pxa2xx_template.h"
|
||||||
|
|
||||||
PXA2xxLCDState *pxa2xx_lcdc_init(target_phys_addr_t base, qemu_irq irq)
|
PXA2xxLCDState *pxa2xx_lcdc_init(MemoryRegion *sysmem,
|
||||||
|
target_phys_addr_t base, qemu_irq irq)
|
||||||
{
|
{
|
||||||
int iomemtype;
|
|
||||||
PXA2xxLCDState *s;
|
PXA2xxLCDState *s;
|
||||||
|
|
||||||
s = (PXA2xxLCDState *) g_malloc0(sizeof(PXA2xxLCDState));
|
s = (PXA2xxLCDState *) g_malloc0(sizeof(PXA2xxLCDState));
|
||||||
@ -992,9 +988,9 @@ PXA2xxLCDState *pxa2xx_lcdc_init(target_phys_addr_t base, qemu_irq irq)
|
|||||||
|
|
||||||
pxa2xx_lcdc_orientation(s, graphic_rotate);
|
pxa2xx_lcdc_orientation(s, graphic_rotate);
|
||||||
|
|
||||||
iomemtype = cpu_register_io_memory(pxa2xx_lcdc_readfn,
|
memory_region_init_io(&s->iomem, &pxa2xx_lcdc_ops, s,
|
||||||
pxa2xx_lcdc_writefn, s, DEVICE_NATIVE_ENDIAN);
|
"pxa2xx-lcd-controller", 0x00100000);
|
||||||
cpu_register_physical_memory(base, 0x00100000, iomemtype);
|
memory_region_add_subregion(sysmem, base, &s->iomem);
|
||||||
|
|
||||||
s->ds = graphic_console_init(pxa2xx_update_display,
|
s->ds = graphic_console_init(pxa2xx_update_display,
|
||||||
pxa2xx_invalidate_display,
|
pxa2xx_invalidate_display,
|
||||||
|
Loading…
x
Reference in New Issue
Block a user