mirror of
https://github.com/xemu-project/xemu.git
synced 2025-02-25 15:14:31 +00:00
hw/intc: sifive_plic: Fix the pending register range check
The pending register upper limit is currently set to plic->num_sources >> 3, which is wrong, e.g.: considering plic->num_sources is 7, the upper limit becomes 0 which fails the range check if reading the pending register at pending_base. Fixes: 1e24429e40df ("SiFive RISC-V PLIC Block") Signed-off-by: Bin Meng <bmeng@tinylab.org> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-Id: <20221211030829.802437-16-bmeng@tinylab.org> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
This commit is contained in:
parent
a984e2b32f
commit
bc92f26151
@ -143,7 +143,8 @@ static uint64_t sifive_plic_read(void *opaque, hwaddr addr, unsigned size)
|
|||||||
uint32_t irq = (addr - plic->priority_base) >> 2;
|
uint32_t irq = (addr - plic->priority_base) >> 2;
|
||||||
|
|
||||||
return plic->source_priority[irq];
|
return plic->source_priority[irq];
|
||||||
} else if (addr_between(addr, plic->pending_base, plic->num_sources >> 3)) {
|
} else if (addr_between(addr, plic->pending_base,
|
||||||
|
(plic->num_sources + 31) >> 3)) {
|
||||||
uint32_t word = (addr - plic->pending_base) >> 2;
|
uint32_t word = (addr - plic->pending_base) >> 2;
|
||||||
|
|
||||||
return plic->pending[word];
|
return plic->pending[word];
|
||||||
@ -202,7 +203,7 @@ static void sifive_plic_write(void *opaque, hwaddr addr, uint64_t value,
|
|||||||
sifive_plic_update(plic);
|
sifive_plic_update(plic);
|
||||||
}
|
}
|
||||||
} else if (addr_between(addr, plic->pending_base,
|
} else if (addr_between(addr, plic->pending_base,
|
||||||
plic->num_sources >> 3)) {
|
(plic->num_sources + 31) >> 3)) {
|
||||||
qemu_log_mask(LOG_GUEST_ERROR,
|
qemu_log_mask(LOG_GUEST_ERROR,
|
||||||
"%s: invalid pending write: 0x%" HWADDR_PRIx "",
|
"%s: invalid pending write: 0x%" HWADDR_PRIx "",
|
||||||
__func__, addr);
|
__func__, addr);
|
||||||
|
Loading…
x
Reference in New Issue
Block a user