mirror of
https://github.com/xemu-project/xemu.git
synced 2024-11-23 11:39:53 +00:00
target-m68k: Pass M68kCPU to m68k_set_irq_level()
Simplifies use of cpu_reset_interrupt() et al. Signed-off-by: Andreas Färber <afaerber@suse.de>
This commit is contained in:
parent
9a6ee9fd35
commit
cb3fb38e91
@ -226,7 +226,7 @@ static void m5206_mbar_update(m5206_mbar_state *s)
|
||||
level = 0;
|
||||
vector = 0;
|
||||
}
|
||||
m68k_set_irq_level(&s->cpu->env, level, vector);
|
||||
m68k_set_irq_level(s->cpu, level, vector);
|
||||
}
|
||||
|
||||
static void m5206_mbar_set_irq(void *opaque, int irq, int level)
|
||||
|
@ -40,7 +40,7 @@ static void mcf_intc_update(mcf_intc_state *s)
|
||||
}
|
||||
}
|
||||
s->active_vector = ((best == 64) ? 24 : (best + 64));
|
||||
m68k_set_irq_level(&s->cpu->env, best_level, s->active_vector);
|
||||
m68k_set_irq_level(s->cpu, best_level, s->active_vector);
|
||||
}
|
||||
|
||||
static uint64_t mcf_intc_read(void *opaque, hwaddr addr,
|
||||
|
@ -169,7 +169,7 @@ enum {
|
||||
#define MACSR_V 0x002
|
||||
#define MACSR_EV 0x001
|
||||
|
||||
void m68k_set_irq_level(CPUM68KState *env, int level, uint8_t vector);
|
||||
void m68k_set_irq_level(M68kCPU *cpu, int level, uint8_t vector);
|
||||
void m68k_set_macsr(CPUM68KState *env, uint32_t val);
|
||||
void m68k_switch_sp(CPUM68KState *env);
|
||||
|
||||
|
@ -310,8 +310,10 @@ int cpu_m68k_handle_mmu_fault (CPUM68KState *env, target_ulong address, int rw,
|
||||
be handled by the interrupt controller. Real hardware only requests
|
||||
the vector when the interrupt is acknowledged by the CPU. For
|
||||
simplicitly we calculate it when the interrupt is signalled. */
|
||||
void m68k_set_irq_level(CPUM68KState *env, int level, uint8_t vector)
|
||||
void m68k_set_irq_level(M68kCPU *cpu, int level, uint8_t vector)
|
||||
{
|
||||
CPUM68KState *env = &cpu->env;
|
||||
|
||||
env->pending_level = level;
|
||||
env->pending_vector = vector;
|
||||
if (level)
|
||||
|
Loading…
Reference in New Issue
Block a user