xemu-project/xemu
1
0
Fork 0
mirror of https://github.com/xemu-project/xemu.git synced 2024-11-24 20:19:44 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

ppc: Convert ctr, lr moves to TCG

Browse Source 
Introduce TCG variables cpu_{ctr,lr} and replace op_{load,store}_{lr,ctr}
with tcg_gen_mov_tl.

Signed-off-by: Andreas Faerber <andreas.faerber@web.de>
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>

git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5217 c046a42c-6fe2-441c-8c8c-71466251a162
This commit is contained in:
aurel32 2008-09-14 18:30:23 +00:00
parent df0fc998b8
commit cfdcd37aa5
3 changed files with 12 additions and 28 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
target-ppc/op.c
View File

@ -233,30 +233,6 @@ void OPPROTO op_mask_spr (void)
RETURN();
}
void OPPROTO op_load_lr (void)
{
T0 = env->lr;
RETURN();
}
void OPPROTO op_store_lr (void)
{
env->lr = T0;
RETURN();
}
void OPPROTO op_load_ctr (void)
{
T0 = env->ctr;
RETURN();
}
void OPPROTO op_store_ctr (void)
{
env->ctr = T0;
RETURN();
}
void OPPROTO op_load_tbl (void)
{
T0 = cpu_ppc_load_tbl(env);

8
target-ppc/translate.c
View File

@ -61,6 +61,8 @@ static TCGv cpu_fpr[32];
static TCGv cpu_avrh[32], cpu_avrl[32];
static TCGv cpu_crf[8];
static TCGv cpu_nip;
static TCGv cpu_ctr;
static TCGv cpu_lr;
/* dyngen register indexes */
static TCGv cpu_T[3];
@ -168,6 +170,12 @@ void ppc_translate_init(void)
cpu_nip = tcg_global_mem_new(TCG_TYPE_TL, TCG_AREG0,
offsetof(CPUState, nip), "nip");
cpu_ctr = tcg_global_mem_new(TCG_TYPE_TL, TCG_AREG0,
offsetof(CPUState, ctr), "ctr");
cpu_lr = tcg_global_mem_new(TCG_TYPE_TL, TCG_AREG0,
offsetof(CPUState, lr), "lr");
/* register helpers */
#undef DEF_HELPER
#define DEF_HELPER(ret, name, params) tcg_register_helper(name, #name);

8
target-ppc/translate_init.c
View File

@ -110,23 +110,23 @@ static void spr_write_xer (void *opaque, int sprn)
/* LR */
static void spr_read_lr (void *opaque, int sprn)
{
gen_op_load_lr();
tcg_gen_mov_tl(cpu_T[0], cpu_lr);
}
static void spr_write_lr (void *opaque, int sprn)
{
gen_op_store_lr();
tcg_gen_mov_tl(cpu_lr, cpu_T[0]);
}
/* CTR */
static void spr_read_ctr (void *opaque, int sprn)
{
gen_op_load_ctr();
tcg_gen_mov_tl(cpu_T[0], cpu_ctr);
}
static void spr_write_ctr (void *opaque, int sprn)
{
gen_op_store_ctr();
tcg_gen_mov_tl(cpu_ctr, cpu_T[0]);
}
/* User read access to SPR */