mirror of
https://github.com/xemu-project/xemu.git
synced 2024-11-24 03:59:52 +00:00
ppc/xics: change the icp_ routines API to use an 'ICPState *' argument
The routines : void icp_set_cppr(ICPState *icp, uint8_t cppr); void icp_set_mfrr(ICPState *icp, uint8_t mfrr); void icp_eoi(ICPState *icp, uint32_t xirr); now use one 'ICPState *icp' argument instead of a 'XICSState *' and a server arguments. The backlink on XICSState* is used whenever needed. Signed-off-by: Cédric Le Goater <clg@kaod.org> Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
This commit is contained in:
parent
d49c603b37
commit
e3403258a2
@ -326,22 +326,20 @@ static void icp_check_ipi(ICPState *ss)
|
||||
qemu_irq_raise(ss->output);
|
||||
}
|
||||
|
||||
static void icp_resend(XICSState *xics, int server)
|
||||
static void icp_resend(ICPState *ss)
|
||||
{
|
||||
ICPState *ss = xics->ss + server;
|
||||
ICSState *ics;
|
||||
|
||||
if (ss->mfrr < CPPR(ss)) {
|
||||
icp_check_ipi(ss);
|
||||
}
|
||||
QLIST_FOREACH(ics, &xics->ics, list) {
|
||||
QLIST_FOREACH(ics, &ss->xics->ics, list) {
|
||||
ics_resend(ics);
|
||||
}
|
||||
}
|
||||
|
||||
void icp_set_cppr(XICSState *xics, int server, uint8_t cppr)
|
||||
void icp_set_cppr(ICPState *ss, uint8_t cppr)
|
||||
{
|
||||
ICPState *ss = xics->ss + server;
|
||||
uint8_t old_cppr;
|
||||
uint32_t old_xisr;
|
||||
|
||||
@ -361,15 +359,13 @@ void icp_set_cppr(XICSState *xics, int server, uint8_t cppr)
|
||||
}
|
||||
} else {
|
||||
if (!XISR(ss)) {
|
||||
icp_resend(xics, server);
|
||||
icp_resend(ss);
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
void icp_set_mfrr(XICSState *xics, int server, uint8_t mfrr)
|
||||
void icp_set_mfrr(ICPState *ss, uint8_t mfrr)
|
||||
{
|
||||
ICPState *ss = xics->ss + server;
|
||||
|
||||
ss->mfrr = mfrr;
|
||||
if (mfrr < CPPR(ss)) {
|
||||
icp_check_ipi(ss);
|
||||
@ -398,23 +394,22 @@ uint32_t icp_ipoll(ICPState *ss, uint32_t *mfrr)
|
||||
return ss->xirr;
|
||||
}
|
||||
|
||||
void icp_eoi(XICSState *xics, int server, uint32_t xirr)
|
||||
void icp_eoi(ICPState *ss, uint32_t xirr)
|
||||
{
|
||||
ICPState *ss = xics->ss + server;
|
||||
ICSState *ics;
|
||||
uint32_t irq;
|
||||
|
||||
/* Send EOI -> ICS */
|
||||
ss->xirr = (ss->xirr & ~CPPR_MASK) | (xirr & CPPR_MASK);
|
||||
trace_xics_icp_eoi(server, xirr, ss->xirr);
|
||||
trace_xics_icp_eoi(ss->cs->cpu_index, xirr, ss->xirr);
|
||||
irq = xirr & XISR_MASK;
|
||||
QLIST_FOREACH(ics, &xics->ics, list) {
|
||||
QLIST_FOREACH(ics, &ss->xics->ics, list) {
|
||||
if (ics_valid_irq(ics, irq)) {
|
||||
ics_eoi(ics, irq);
|
||||
}
|
||||
}
|
||||
if (!XISR(ss)) {
|
||||
icp_resend(xics, server);
|
||||
icp_resend(ss);
|
||||
}
|
||||
}
|
||||
|
||||
@ -673,7 +668,7 @@ static int ics_simple_post_load(ICSState *ics, int version_id)
|
||||
int i;
|
||||
|
||||
for (i = 0; i < ics->xics->nr_servers; i++) {
|
||||
icp_resend(ics->xics, i);
|
||||
icp_resend(&ics->xics->ss[i]);
|
||||
}
|
||||
|
||||
return 0;
|
||||
|
@ -43,9 +43,10 @@ static target_ulong h_cppr(PowerPCCPU *cpu, sPAPRMachineState *spapr,
|
||||
target_ulong opcode, target_ulong *args)
|
||||
{
|
||||
CPUState *cs = CPU(cpu);
|
||||
ICPState *icp = &spapr->xics->ss[cs->cpu_index];
|
||||
target_ulong cppr = args[0];
|
||||
|
||||
icp_set_cppr(spapr->xics, cs->cpu_index, cppr);
|
||||
icp_set_cppr(icp, cppr);
|
||||
return H_SUCCESS;
|
||||
}
|
||||
|
||||
@ -59,7 +60,7 @@ static target_ulong h_ipi(PowerPCCPU *cpu, sPAPRMachineState *spapr,
|
||||
return H_PARAMETER;
|
||||
}
|
||||
|
||||
icp_set_mfrr(spapr->xics, server, mfrr);
|
||||
icp_set_mfrr(spapr->xics->ss + server, mfrr);
|
||||
return H_SUCCESS;
|
||||
}
|
||||
|
||||
@ -67,7 +68,8 @@ static target_ulong h_xirr(PowerPCCPU *cpu, sPAPRMachineState *spapr,
|
||||
target_ulong opcode, target_ulong *args)
|
||||
{
|
||||
CPUState *cs = CPU(cpu);
|
||||
uint32_t xirr = icp_accept(spapr->xics->ss + cs->cpu_index);
|
||||
ICPState *icp = &spapr->xics->ss[cs->cpu_index];
|
||||
uint32_t xirr = icp_accept(icp);
|
||||
|
||||
args[0] = xirr;
|
||||
return H_SUCCESS;
|
||||
@ -77,8 +79,8 @@ static target_ulong h_xirr_x(PowerPCCPU *cpu, sPAPRMachineState *spapr,
|
||||
target_ulong opcode, target_ulong *args)
|
||||
{
|
||||
CPUState *cs = CPU(cpu);
|
||||
ICPState *ss = &spapr->xics->ss[cs->cpu_index];
|
||||
uint32_t xirr = icp_accept(ss);
|
||||
ICPState *icp = &spapr->xics->ss[cs->cpu_index];
|
||||
uint32_t xirr = icp_accept(icp);
|
||||
|
||||
args[0] = xirr;
|
||||
args[1] = cpu_get_host_ticks();
|
||||
@ -89,9 +91,10 @@ static target_ulong h_eoi(PowerPCCPU *cpu, sPAPRMachineState *spapr,
|
||||
target_ulong opcode, target_ulong *args)
|
||||
{
|
||||
CPUState *cs = CPU(cpu);
|
||||
ICPState *icp = &spapr->xics->ss[cs->cpu_index];
|
||||
target_ulong xirr = args[0];
|
||||
|
||||
icp_eoi(spapr->xics, cs->cpu_index, xirr);
|
||||
icp_eoi(icp, xirr);
|
||||
return H_SUCCESS;
|
||||
}
|
||||
|
||||
@ -99,8 +102,9 @@ static target_ulong h_ipoll(PowerPCCPU *cpu, sPAPRMachineState *spapr,
|
||||
target_ulong opcode, target_ulong *args)
|
||||
{
|
||||
CPUState *cs = CPU(cpu);
|
||||
ICPState *icp = &spapr->xics->ss[cs->cpu_index];
|
||||
uint32_t mfrr;
|
||||
uint32_t xirr = icp_ipoll(spapr->xics->ss + cs->cpu_index, &mfrr);
|
||||
uint32_t xirr = icp_ipoll(icp, &mfrr);
|
||||
|
||||
args[0] = xirr;
|
||||
args[1] = mfrr;
|
||||
|
@ -196,11 +196,11 @@ void xics_set_nr_servers(XICSState *xics, uint32_t nr_servers,
|
||||
/* Internal XICS interfaces */
|
||||
int xics_get_cpu_index_by_dt_id(int cpu_dt_id);
|
||||
|
||||
void icp_set_cppr(XICSState *icp, int server, uint8_t cppr);
|
||||
void icp_set_mfrr(XICSState *icp, int server, uint8_t mfrr);
|
||||
void icp_set_cppr(ICPState *icp, uint8_t cppr);
|
||||
void icp_set_mfrr(ICPState *icp, uint8_t mfrr);
|
||||
uint32_t icp_accept(ICPState *ss);
|
||||
uint32_t icp_ipoll(ICPState *ss, uint32_t *mfrr);
|
||||
void icp_eoi(XICSState *icp, int server, uint32_t xirr);
|
||||
void icp_eoi(ICPState *icp, uint32_t xirr);
|
||||
|
||||
void ics_simple_write_xive(ICSState *ics, int nr, int server,
|
||||
uint8_t priority, uint8_t saved_priority);
|
||||
|
Loading…
Reference in New Issue
Block a user