mirror of
https://github.com/xemu-project/xemu.git
synced 2024-11-23 19:49:43 +00:00
hw/audio/intel-hda: fix stream reset
Quote from: High Definition Audio Specification 1.0a, section 3.3.35 Offset 80: {IOB}SDnCTL Stream Reset (SRST): Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) ... are reset. Change the code to reset the Stream Descriptor Control and Status registers except the SRST bit. Resolves: https://gitlab.com/qemu-project/qemu/-/issues/757 Signed-off-by: Volker Rümelin <vr_qemu@t-online.de> Message-Id: <20211226154017.6067-3-vr_qemu@t-online.de> Signed-off-by: Gerd Hoffmann <kraxel@redhat.com>
This commit is contained in:
parent
9d90ceb274
commit
ecd5f2882f
@ -581,7 +581,7 @@ static void intel_hda_set_st_ctl(IntelHDAState *d, const IntelHDAReg *reg, uint3
|
||||
if (st->ctl & 0x01) {
|
||||
/* reset */
|
||||
dprint(d, 1, "st #%d: reset\n", reg->stream);
|
||||
st->ctl = SD_STS_FIFO_READY << 24;
|
||||
st->ctl = SD_STS_FIFO_READY << 24 | SD_CTL_STREAM_RESET;
|
||||
}
|
||||
if ((st->ctl & 0x02) != (old & 0x02)) {
|
||||
uint32_t stnr = (st->ctl >> 20) & 0x0f;
|
||||
|
Loading…
Reference in New Issue
Block a user