xemu-project/xemu
1
0
Fork 0
mirror of https://github.com/xemu-project/xemu.git synced 2024-11-24 03:59:52 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

target/arm: Don't use cpsr_write/cpsr_read to transfer M profile XPSR

Browse Source 
For M profile the XPSR is a similar but not identical format to the
A profile CPSR/SPSR. (For instance the Thumb bit is in a different
place.) For guest accesses we make the M profile code go through
xpsr_read() and xpsr_write() which handle the different layout.
However for migration we use cpsr_read() and cpsr_write() to
marshal state into and out of the migration data stream. This
is pretty confusing and works more by luck than anything else.
Make M profile migration use xpsr_read() and xpsr_write() instead.

The most complicated part of this is handling the possibility
that the migration source is an older QEMU which hands us a
CPSR format value; helpfully we can always tell the two apart.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 1501692241-23310-11-git-send-email-peter.maydell@linaro.org
This commit is contained in:
Peter Maydell 2017-09-04 15:21:52 +01:00
parent e6ae5981ea
commit eeade00176
1 changed files with 34 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

49
target/arm/machine.c
View File

@ -217,21 +217,37 @@ static int get_cpsr(QEMUFile *f, void *opaque, size_t size,
uint32_t val = qemu_get_be32(f); uint32_t val = qemu_get_be32(f);
if (arm_feature(env, ARM_FEATURE_M)) { if (arm_feature(env, ARM_FEATURE_M)) {
/* If the I or F bits are set then this is a migration from if (val & XPSR_EXCP) {
* an old QEMU which still stored the M profile FAULTMASK /* This is a CPSR format value from an older QEMU. (We can tell
* and PRIMASK in env->daif. Set v7m.faultmask and v7m.primask * because values transferred in XPSR format always have zero
* accordingly, and then clear the bits so they don't confuse * for the EXCP field, and CPSR format will always have bit 4
* cpsr_write(). For a new QEMU, the bits here will always be * set in CPSR_M.) Rearrange it into XPSR format. The significant
* clear, and the data is transferred using the * differences are that the T bit is not in the same place, the
* vmstate_m_faultmask_primask subsection. * primask/faultmask info may be in the CPSR I and F bits, and
*/ * we do not want the mode bits.
if (val & CPSR_F) { */
env->v7m.faultmask = 1; uint32_t newval = val;
newval &= (CPSR_NZCV | CPSR_Q | CPSR_IT | CPSR_GE);
if (val & CPSR_T) {
newval |= XPSR_T;
}
/* If the I or F bits are set then this is a migration from
* an old QEMU which still stored the M profile FAULTMASK
* and PRIMASK in env->daif. For a new QEMU, the data is
* transferred using the vmstate_m_faultmask_primask subsection.
*/
if (val & CPSR_F) {
env->v7m.faultmask = 1;
}
if (val & CPSR_I) {
env->v7m.primask = 1;
}
val = newval;
} }
if (val & CPSR_I) { /* Ignore the low bits, they are handled by vmstate_m. */
env->v7m.primask = 1; xpsr_write(env, val, ~XPSR_EXCP);
} return 0;
val &= ~(CPSR_F | CPSR_I);
} }
env->aarch64 = ((val & PSTATE_nRW) == 0); env->aarch64 = ((val & PSTATE_nRW) == 0);
@ -252,7 +268,10 @@ static int put_cpsr(QEMUFile *f, void *opaque, size_t size,
CPUARMState *env = &cpu->env; CPUARMState *env = &cpu->env;
uint32_t val; uint32_t val;
if (is_a64(env)) { if (arm_feature(env, ARM_FEATURE_M)) {
/* The low 9 bits are v7m.exception, which is handled by vmstate_m. */
val = xpsr_read(env) & ~XPSR_EXCP;
} else if (is_a64(env)) {
val = pstate_read(env); val = pstate_read(env);
} else { } else {
val = cpsr_read(env); val = cpsr_read(env);