mirror of
https://github.com/xemu-project/xemu.git
synced 2024-11-23 11:39:53 +00:00
target/ppc: remove unused interrupts from p8_next_unmasked_interrupt
Remove the following unused interrupts from the POWER8 interrupt masking method: - PPC_INTERRUPT_RESET: only raised for 6xx, 7xx, 970, and POWER5p; - Debug Interrupt: removed in Power ISA v2.07; - Hypervisor Virtualization: introduced in Power ISA v3.0; - Critical Input, Watchdog Timer, and Fixed Interval Timer: only defined for embedded CPUs; - Critical Doorbell: processor does not implement the "Embedded.Processor Control" category; - Programmable Interval Timer: 40x-only; - PPC_INTERRUPT_THERM: only raised for 970 and POWER5p; Signed-off-by: Matheus Ferst <matheus.ferst@eldorado.org.br> Reviewed-by: Fabiano Rosas <farosas@linux.ibm.com> Message-Id: <20221011204829.1641124-14-matheus.ferst@eldorado.org.br> Signed-off-by: Daniel Henrique Barboza <danielhb413@gmail.com>
This commit is contained in:
parent
a9899d4201
commit
f6194fdde2
@ -1685,14 +1685,17 @@ void ppc_cpu_do_interrupt(CPUState *cs)
|
||||
}
|
||||
|
||||
#if defined(TARGET_PPC64)
|
||||
#define P8_UNUSED_INTERRUPTS \
|
||||
(PPC_INTERRUPT_RESET | PPC_INTERRUPT_DEBUG | PPC_INTERRUPT_HVIRT | \
|
||||
PPC_INTERRUPT_CEXT | PPC_INTERRUPT_WDT | PPC_INTERRUPT_CDOORBELL | \
|
||||
PPC_INTERRUPT_FIT | PPC_INTERRUPT_PIT | PPC_INTERRUPT_THERM)
|
||||
|
||||
static int p8_next_unmasked_interrupt(CPUPPCState *env)
|
||||
{
|
||||
bool async_deliver;
|
||||
|
||||
/* External reset */
|
||||
if (env->pending_interrupts & PPC_INTERRUPT_RESET) {
|
||||
return PPC_INTERRUPT_RESET;
|
||||
}
|
||||
assert((env->pending_interrupts & P8_UNUSED_INTERRUPTS) == 0);
|
||||
|
||||
/* Machine check exception */
|
||||
if (env->pending_interrupts & PPC_INTERRUPT_MCK) {
|
||||
return PPC_INTERRUPT_MCK;
|
||||
@ -1716,15 +1719,6 @@ static int p8_next_unmasked_interrupt(CPUPPCState *env)
|
||||
}
|
||||
}
|
||||
|
||||
/* Hypervisor virtualization interrupt */
|
||||
if (env->pending_interrupts & PPC_INTERRUPT_HVIRT) {
|
||||
/* LPCR will be clear when not supported so this will work */
|
||||
bool hvice = !!(env->spr[SPR_LPCR] & LPCR_HVICE);
|
||||
if ((async_deliver || !FIELD_EX64_HV(env->msr)) && hvice) {
|
||||
return PPC_INTERRUPT_HVIRT;
|
||||
}
|
||||
}
|
||||
|
||||
/* External interrupt can ignore MSR:EE under some circumstances */
|
||||
if (env->pending_interrupts & PPC_INTERRUPT_EXT) {
|
||||
bool lpes0 = !!(env->spr[SPR_LPCR] & LPCR_LPES0);
|
||||
@ -1736,28 +1730,7 @@ static int p8_next_unmasked_interrupt(CPUPPCState *env)
|
||||
return PPC_INTERRUPT_EXT;
|
||||
}
|
||||
}
|
||||
if (FIELD_EX64(env->msr, MSR, CE)) {
|
||||
/* External critical interrupt */
|
||||
if (env->pending_interrupts & PPC_INTERRUPT_CEXT) {
|
||||
return PPC_INTERRUPT_CEXT;
|
||||
}
|
||||
}
|
||||
if (async_deliver != 0) {
|
||||
/* Watchdog timer on embedded PowerPC */
|
||||
if (env->pending_interrupts & PPC_INTERRUPT_WDT) {
|
||||
return PPC_INTERRUPT_WDT;
|
||||
}
|
||||
if (env->pending_interrupts & PPC_INTERRUPT_CDOORBELL) {
|
||||
return PPC_INTERRUPT_CDOORBELL;
|
||||
}
|
||||
/* Fixed interval timer on embedded PowerPC */
|
||||
if (env->pending_interrupts & PPC_INTERRUPT_FIT) {
|
||||
return PPC_INTERRUPT_FIT;
|
||||
}
|
||||
/* Programmable interval timer on embedded PowerPC */
|
||||
if (env->pending_interrupts & PPC_INTERRUPT_PIT) {
|
||||
return PPC_INTERRUPT_PIT;
|
||||
}
|
||||
/* Decrementer exception */
|
||||
if (env->pending_interrupts & PPC_INTERRUPT_DECR) {
|
||||
return PPC_INTERRUPT_DECR;
|
||||
@ -1771,10 +1744,6 @@ static int p8_next_unmasked_interrupt(CPUPPCState *env)
|
||||
if (env->pending_interrupts & PPC_INTERRUPT_PERFM) {
|
||||
return PPC_INTERRUPT_PERFM;
|
||||
}
|
||||
/* Thermal interrupt */
|
||||
if (env->pending_interrupts & PPC_INTERRUPT_THERM) {
|
||||
return PPC_INTERRUPT_THERM;
|
||||
}
|
||||
/* EBB exception */
|
||||
if (env->pending_interrupts & PPC_INTERRUPT_EBB) {
|
||||
/*
|
||||
|
Loading…
Reference in New Issue
Block a user