mirror of
https://github.com/xemu-project/xemu.git
synced 2024-11-27 21:40:49 +00:00
hw/i2c: Add header for ARM SBCon two-wire serial bus interface
'ARM SBCon two-wire serial bus interface' is the official name describing the pair of registers used to bitbanging I2C in the Versatile boards. Make the private VersatileI2CState structure as public ArmSbconI2CState. Add the TYPE_ARM_SBCON_I2C, alias to our current TYPE_VERSATILE_I2C model. Rename the memory region description as 'arm_sbcon_i2c'. Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Message-id: 20200617072539.32686-5-f4bug@amsat.org Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
cfcfbae0a1
commit
f61c3fb56b
@ -842,6 +842,7 @@ M: Peter Maydell <peter.maydell@linaro.org>
|
||||
L: qemu-arm@nongnu.org
|
||||
S: Maintained
|
||||
F: hw/*/versatile*
|
||||
F: include/hw/i2c/arm_sbcon_i2c.h
|
||||
F: hw/misc/arm_sysctl.c
|
||||
F: docs/system/arm/versatile.rst
|
||||
|
||||
|
@ -1,5 +1,6 @@
|
||||
/*
|
||||
* ARM Versatile I2C controller
|
||||
* ARM SBCon two-wire serial bus interface (I2C bitbang)
|
||||
* a.k.a. ARM Versatile I2C controller
|
||||
*
|
||||
* Copyright (c) 2006-2007 CodeSourcery.
|
||||
* Copyright (c) 2012 Oskar Andero <oskar.andero@gmail.com>
|
||||
@ -22,24 +23,16 @@
|
||||
*/
|
||||
|
||||
#include "qemu/osdep.h"
|
||||
#include "hw/sysbus.h"
|
||||
#include "hw/i2c/bitbang_i2c.h"
|
||||
#include "hw/i2c/arm_sbcon_i2c.h"
|
||||
#include "hw/registerfields.h"
|
||||
#include "qemu/log.h"
|
||||
#include "qemu/module.h"
|
||||
|
||||
#define TYPE_VERSATILE_I2C "versatile_i2c"
|
||||
#define VERSATILE_I2C(obj) \
|
||||
OBJECT_CHECK(VersatileI2CState, (obj), TYPE_VERSATILE_I2C)
|
||||
|
||||
typedef struct VersatileI2CState {
|
||||
SysBusDevice parent_obj;
|
||||
typedef ArmSbconI2CState VersatileI2CState;
|
||||
|
||||
MemoryRegion iomem;
|
||||
bitbang_i2c_interface bitbang;
|
||||
int out;
|
||||
int in;
|
||||
} VersatileI2CState;
|
||||
|
||||
REG32(CONTROL_GET, 0)
|
||||
REG32(CONTROL_SET, 0)
|
||||
@ -99,7 +92,7 @@ static void versatile_i2c_init(Object *obj)
|
||||
bus = i2c_init_bus(dev, "i2c");
|
||||
bitbang_i2c_init(&s->bitbang, bus);
|
||||
memory_region_init_io(&s->iomem, obj, &versatile_i2c_ops, s,
|
||||
"versatile_i2c", 0x1000);
|
||||
"arm_sbcon_i2c", 0x1000);
|
||||
sysbus_init_mmio(sbd, &s->iomem);
|
||||
}
|
||||
|
||||
|
35
include/hw/i2c/arm_sbcon_i2c.h
Normal file
35
include/hw/i2c/arm_sbcon_i2c.h
Normal file
@ -0,0 +1,35 @@
|
||||
/*
|
||||
* ARM SBCon two-wire serial bus interface (I2C bitbang)
|
||||
* a.k.a.
|
||||
* ARM Versatile I2C controller
|
||||
*
|
||||
* Copyright (c) 2006-2007 CodeSourcery.
|
||||
* Copyright (c) 2012 Oskar Andero <oskar.andero@gmail.com>
|
||||
* Copyright (C) 2020 Philippe Mathieu-Daudé <f4bug@amsat.org>
|
||||
*
|
||||
* SPDX-License-Identifier: GPL-2.0-or-later
|
||||
*/
|
||||
#ifndef HW_I2C_ARM_SBCON_H
|
||||
#define HW_I2C_ARM_SBCON_H
|
||||
|
||||
#include "hw/sysbus.h"
|
||||
#include "hw/i2c/bitbang_i2c.h"
|
||||
|
||||
#define TYPE_VERSATILE_I2C "versatile_i2c"
|
||||
#define TYPE_ARM_SBCON_I2C TYPE_VERSATILE_I2C
|
||||
|
||||
#define ARM_SBCON_I2C(obj) \
|
||||
OBJECT_CHECK(ArmSbconI2CState, (obj), TYPE_ARM_SBCON_I2C)
|
||||
|
||||
typedef struct ArmSbconI2CState {
|
||||
/*< private >*/
|
||||
SysBusDevice parent_obj;
|
||||
/*< public >*/
|
||||
|
||||
MemoryRegion iomem;
|
||||
bitbang_i2c_interface bitbang;
|
||||
int out;
|
||||
int in;
|
||||
} ArmSbconI2CState;
|
||||
|
||||
#endif /* HW_I2C_ARM_SBCON_H */
|
Loading…
Reference in New Issue
Block a user