Stafford Horne 22991cfbdf hw/openrisc/openrisc_sim: Use IRQ splitter when connecting UART
Currently the OpenRISC SMP configuration only supports 2 cores due to
the UART IRQ routing being limited to 2 cores.  As was done in commit
1eeffbeb11 ("hw/openrisc/openrisc_sim: Use IRQ splitter when connecting
IRQ to multiple CPUs") we can use a splitter to wire more than 2 CPUs.

This patch moves serial initialization out to it's own function and
uses a splitter to connect multiple CPU irq lines to the UART.

Signed-off-by: Stafford Horne <shorne@gmail.com>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
2022-02-25 15:42:23 +09:00
..
2022-02-22 13:07:32 +00:00
2021-10-12 08:20:08 +02:00
2022-02-22 13:07:32 +00:00
2022-02-15 19:30:33 +00:00
2022-02-22 13:07:32 +00:00
2022-02-21 13:30:20 +00:00
2022-02-21 18:21:54 +01:00
2022-02-21 10:18:06 +01:00
2022-02-21 13:30:20 +00:00
2022-02-21 13:30:21 +00:00
2022-02-21 10:18:06 +01:00
2022-02-22 20:17:09 +00:00
2020-08-21 06:30:33 -04:00