Peter A. G. Crosthwaite 669b498301 xilinx_axi*: Re-implemented interconnect
Re-implemented the interconnect between the Xilinx AXI ethernet and DMA
controllers. A QOM interface "stream" is created, for the two stream interfaces.

As per Edgars request, this is designed to be more generic than AXI-stream,
so in the future we may see more clients of this interface beyond AXI stream.

This is based primarily on Paolos original refactoring of the interconnect.

Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
Signed-off-by: Peter A.G. Crosthwaite <peter.crosthwaite@petalogix.com>
Signed-off-by: Edgar E. Iglesias <edgar.iglesias@gmail.com>
2012-08-13 11:20:41 +02:00
..
2012-08-07 10:49:06 +02:00
2012-07-04 15:52:55 +03:00
2012-07-28 09:23:11 +00:00
2012-08-01 12:56:15 +01:00
2012-07-17 16:48:32 +02:00
2012-08-01 12:56:15 +01:00
2012-07-04 10:43:33 +00:00
2012-07-04 10:43:33 +00:00
2012-07-04 10:43:33 +00:00
2012-07-04 10:43:33 +00:00
2012-08-01 12:56:15 +01:00
2012-07-29 17:05:35 +03:00
2012-07-29 17:05:35 +03:00
2012-08-01 12:56:15 +01:00
2012-08-01 12:56:15 +01:00
2012-08-03 10:04:37 +02:00
2012-08-03 10:04:37 +02:00
2012-08-01 12:56:15 +01:00
2012-08-01 12:56:15 +01:00
2012-08-01 13:32:10 +01:00
2012-07-27 21:13:01 +00:00
2012-08-01 12:56:15 +01:00
2012-07-29 17:05:35 +03:00
2012-07-29 17:05:35 +03:00
2012-08-09 18:21:47 +00:00
2012-07-29 17:05:35 +03:00
2012-07-29 17:05:35 +03:00
2012-07-19 17:15:42 +03:00
2012-08-01 12:56:15 +01:00
2012-08-09 18:34:57 +00:00
2012-08-09 18:34:57 +00:00
2012-08-01 12:56:15 +01:00
2012-07-14 10:50:52 +00:00
2012-08-06 14:01:44 -05:00
2012-08-06 14:01:44 -05:00
2012-08-06 14:01:44 -05:00
2012-07-28 09:23:11 +00:00
2012-08-01 08:43:37 -05:00