Michael Clark 33e3bc8d77
RISC-V: Hardwire satp to 0 for no-mmu case
satp is WARL so it should not trap on illegal writes, rather
it can be hardwired to zero and silently ignore illegal writes.

It seems the RISC-V WARL behaviour is preferred to having to
trap overhead versus simply reading back the value and checking
if the write took (saves hundreds of cycles and more complex
trap handling code).

Cc: Sagar Karandikar <sagark@eecs.berkeley.edu>
Cc: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
Cc: Palmer Dabbelt <palmer@sifive.com>
Cc: Alistair Francis <Alistair.Francis@wdc.com>
Signed-off-by: Michael Clark <mjc@sifive.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
2018-05-06 10:39:38 +12:00
..
2018-03-07 08:30:28 +13:00
2018-05-06 10:39:38 +12:00
2018-05-06 10:39:38 +12:00
2018-03-07 08:30:28 +13:00
2018-03-07 08:30:28 +13:00
2018-03-07 08:30:28 +13:00
2018-03-07 08:30:28 +13:00
2018-03-07 08:30:28 +13:00
2018-03-07 08:30:28 +13:00
2018-03-07 08:30:28 +13:00
2018-03-07 08:30:28 +13:00