mirror of
https://github.com/xemu-project/xemu.git
synced 2024-11-26 04:50:24 +00:00
1335fe3eb2
The Aspeed SoCs have a different definition of the end of the ring buffer bit. Add a property to specify which set of bits should be used by the NIC. Signed-off-by: Cédric Le Goater <clg@kaod.org> Signed-off-by: Jason Wang <jasowang@redhat.com>
65 lines
1.2 KiB
C
65 lines
1.2 KiB
C
/*
|
|
* Faraday FTGMAC100 Gigabit Ethernet
|
|
*
|
|
* Copyright (C) 2016-2017, IBM Corporation.
|
|
*
|
|
* This code is licensed under the GPL version 2 or later. See the
|
|
* COPYING file in the top-level directory.
|
|
*/
|
|
|
|
#ifndef FTGMAC100_H
|
|
#define FTGMAC100_H
|
|
|
|
#define TYPE_FTGMAC100 "ftgmac100"
|
|
#define FTGMAC100(obj) OBJECT_CHECK(FTGMAC100State, (obj), TYPE_FTGMAC100)
|
|
|
|
#include "hw/sysbus.h"
|
|
#include "net/net.h"
|
|
|
|
typedef struct FTGMAC100State {
|
|
/*< private >*/
|
|
SysBusDevice parent_obj;
|
|
|
|
/*< public >*/
|
|
NICState *nic;
|
|
NICConf conf;
|
|
qemu_irq irq;
|
|
MemoryRegion iomem;
|
|
|
|
uint8_t *frame;
|
|
|
|
uint32_t irq_state;
|
|
uint32_t isr;
|
|
uint32_t ier;
|
|
uint32_t rx_enabled;
|
|
uint32_t rx_ring;
|
|
uint32_t rx_descriptor;
|
|
uint32_t tx_ring;
|
|
uint32_t tx_descriptor;
|
|
uint32_t math[2];
|
|
uint32_t rbsr;
|
|
uint32_t itc;
|
|
uint32_t aptcr;
|
|
uint32_t dblac;
|
|
uint32_t revr;
|
|
uint32_t fear1;
|
|
uint32_t tpafcr;
|
|
uint32_t maccr;
|
|
uint32_t phycr;
|
|
uint32_t phydata;
|
|
uint32_t fcr;
|
|
|
|
|
|
uint32_t phy_status;
|
|
uint32_t phy_control;
|
|
uint32_t phy_advertise;
|
|
uint32_t phy_int;
|
|
uint32_t phy_int_mask;
|
|
|
|
bool aspeed;
|
|
uint32_t txdes0_edotr;
|
|
uint32_t rxdes0_edorr;
|
|
} FTGMAC100State;
|
|
|
|
#endif
|