mirror of
https://github.com/xemu-project/xemu.git
synced 2024-11-25 12:40:08 +00:00
502a53952d
Add ARM PCI emulation. git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@1916 c046a42c-6fe2-441c-8c8c-71466251a162
120 lines
3.1 KiB
C
120 lines
3.1 KiB
C
/*
|
|
* ARM Versatile/PB PCI host controller
|
|
*
|
|
* Copyright (c) 2006 CodeSourcery.
|
|
* Written by Paul Brook
|
|
*
|
|
* This code is licenced under the LGPL.
|
|
*/
|
|
|
|
#include "vl.h"
|
|
|
|
static inline uint32_t vpb_pci_config_addr(target_phys_addr_t addr)
|
|
{
|
|
return addr & 0xf8ff;
|
|
}
|
|
|
|
static void pci_vpb_config_writeb (void *opaque, target_phys_addr_t addr,
|
|
uint32_t val)
|
|
{
|
|
pci_data_write(opaque, vpb_pci_config_addr (addr), val, 1);
|
|
}
|
|
|
|
static void pci_vpb_config_writew (void *opaque, target_phys_addr_t addr,
|
|
uint32_t val)
|
|
{
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
|
val = bswap16(val);
|
|
#endif
|
|
pci_data_write(opaque, vpb_pci_config_addr (addr), val, 2);
|
|
}
|
|
|
|
static void pci_vpb_config_writel (void *opaque, target_phys_addr_t addr,
|
|
uint32_t val)
|
|
{
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
|
val = bswap32(val);
|
|
#endif
|
|
pci_data_write(opaque, vpb_pci_config_addr (addr), val, 4);
|
|
}
|
|
|
|
static uint32_t pci_vpb_config_readb (void *opaque, target_phys_addr_t addr)
|
|
{
|
|
uint32_t val;
|
|
val = pci_data_read(opaque, vpb_pci_config_addr (addr), 1);
|
|
return val;
|
|
}
|
|
|
|
static uint32_t pci_vpb_config_readw (void *opaque, target_phys_addr_t addr)
|
|
{
|
|
uint32_t val;
|
|
val = pci_data_read(opaque, vpb_pci_config_addr (addr), 2);
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
|
val = bswap16(val);
|
|
#endif
|
|
return val;
|
|
}
|
|
|
|
static uint32_t pci_vpb_config_readl (void *opaque, target_phys_addr_t addr)
|
|
{
|
|
uint32_t val;
|
|
val = pci_data_read(opaque, vpb_pci_config_addr (addr), 4);
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
|
val = bswap32(val);
|
|
#endif
|
|
return val;
|
|
}
|
|
|
|
static CPUWriteMemoryFunc *pci_vpb_config_write[] = {
|
|
&pci_vpb_config_writeb,
|
|
&pci_vpb_config_writew,
|
|
&pci_vpb_config_writel,
|
|
};
|
|
|
|
static CPUReadMemoryFunc *pci_vpb_config_read[] = {
|
|
&pci_vpb_config_readb,
|
|
&pci_vpb_config_readw,
|
|
&pci_vpb_config_readl,
|
|
};
|
|
|
|
static void pci_vpb_set_irq(PCIDevice *d, void *pic, int irq_num, int level)
|
|
{
|
|
pic_set_irq_new(pic, 27 + irq_num, level);
|
|
}
|
|
|
|
PCIBus *pci_vpb_init(void *pic)
|
|
{
|
|
PCIBus *s;
|
|
PCIDevice *d;
|
|
int mem_config;
|
|
|
|
s = pci_register_bus(pci_vpb_set_irq, pic, 11 << 3);
|
|
/* ??? Register memory space. */
|
|
|
|
mem_config = cpu_register_io_memory(0, pci_vpb_config_read,
|
|
pci_vpb_config_write, s);
|
|
/* Selfconfig area. */
|
|
cpu_register_physical_memory(0x41000000, 0x10000, mem_config);
|
|
/* Normal config area. */
|
|
cpu_register_physical_memory(0x42000000, 0x10000, mem_config);
|
|
|
|
d = pci_register_device(s, "Versatile/PB PCI Controller",
|
|
sizeof(PCIDevice), -1, NULL, NULL);
|
|
d->config[0x00] = 0xee; // vendor_id
|
|
d->config[0x01] = 0x10;
|
|
d->config[0x02] = 0x00; // device_id
|
|
d->config[0x03] = 0x03;
|
|
d->config[0x04] = 0x00;
|
|
d->config[0x05] = 0x00;
|
|
d->config[0x06] = 0x20;
|
|
d->config[0x07] = 0x02;
|
|
d->config[0x08] = 0x00; // revision
|
|
d->config[0x09] = 0x00; // programming i/f
|
|
d->config[0x0A] = 0x40; // class_sub = pci host
|
|
d->config[0x0B] = 0x0b; // class_base = PCI_bridge
|
|
d->config[0x0D] = 0x10; // latency_timer
|
|
|
|
return s;
|
|
}
|
|
|