mirror of
https://github.com/xemu-project/xemu.git
synced 2024-11-27 05:20:50 +00:00
f79b0a6557
The MIPS I7200 got added in commitd45942d908, and the I6500 in commitca1ffd14ed. Extend the coverage on the little-endian machines. The 4Kc and 20Kc are still covered by the big-endian machines. Signed-off-by: Philippe Mathieu-Daudé <philmd@redhat.com> Signed-off-by: Aleksandar Markovic <amarkovic@wavecomp.com> Reviewed-by: Aleksandar Markovic <amarkovic@wavecomp.com> Message-Id: <20190701140143.32706-1-philmd@redhat.com>
104 lines
2.6 KiB
C
104 lines
2.6 KiB
C
/*
|
|
* Machine 'none' tests.
|
|
*
|
|
* Copyright (c) 2018 Red Hat Inc.
|
|
*
|
|
* Authors:
|
|
* Igor Mammedov <imammedo@redhat.com>,
|
|
*
|
|
* This work is licensed under the terms of the GNU GPL, version 2 or later.
|
|
* See the COPYING file in the top-level directory.
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
|
|
#include "qemu-common.h"
|
|
#include "qemu/cutils.h"
|
|
#include "libqtest.h"
|
|
#include "qapi/qmp/qdict.h"
|
|
|
|
|
|
struct arch2cpu {
|
|
const char *arch;
|
|
const char *cpu_model;
|
|
};
|
|
|
|
static struct arch2cpu cpus_map[] = {
|
|
/* tested targets list */
|
|
{ "arm", "cortex-a15" },
|
|
{ "aarch64", "cortex-a57" },
|
|
{ "x86_64", "qemu64,apic-id=0" },
|
|
{ "i386", "qemu32,apic-id=0" },
|
|
{ "alpha", "ev67" },
|
|
{ "cris", "crisv32" },
|
|
{ "lm32", "lm32-full" },
|
|
{ "m68k", "m5206" },
|
|
/* FIXME: { "microblaze", "any" }, doesn't work with -M none -cpu any */
|
|
/* FIXME: { "microblazeel", "any" }, doesn't work with -M none -cpu any */
|
|
{ "mips", "4Kc" },
|
|
{ "mipsel", "I7200" },
|
|
{ "mips64", "20Kc" },
|
|
{ "mips64el", "I6500" },
|
|
{ "moxie", "MoxieLite" },
|
|
{ "nios2", "FIXME" },
|
|
{ "or1k", "or1200" },
|
|
{ "ppc", "604" },
|
|
{ "ppc64", "power8e_v2.1" },
|
|
{ "s390x", "qemu" },
|
|
{ "sh4", "sh7750r" },
|
|
{ "sh4eb", "sh7751r" },
|
|
{ "sparc", "LEON2" },
|
|
{ "sparc64", "Fujitsu Sparc64" },
|
|
{ "tricore", "tc1796" },
|
|
{ "unicore32", "UniCore-II" },
|
|
{ "xtensa", "dc233c" },
|
|
{ "xtensaeb", "fsf" },
|
|
{ "hppa", "hppa" },
|
|
{ "riscv64", "rv64gcsu-v1.10.0" },
|
|
{ "riscv32", "rv32gcsu-v1.9.1" },
|
|
};
|
|
|
|
static const char *get_cpu_model_by_arch(const char *arch)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < ARRAY_SIZE(cpus_map); i++) {
|
|
if (!strcmp(arch, cpus_map[i].arch)) {
|
|
return cpus_map[i].cpu_model;
|
|
}
|
|
}
|
|
return NULL;
|
|
}
|
|
|
|
static void test_machine_cpu_cli(void)
|
|
{
|
|
QDict *response;
|
|
const char *arch = qtest_get_arch();
|
|
const char *cpu_model = get_cpu_model_by_arch(arch);
|
|
QTestState *qts;
|
|
|
|
if (!cpu_model) {
|
|
if (!(!strcmp(arch, "microblaze") || !strcmp(arch, "microblazeel"))) {
|
|
fprintf(stderr, "WARNING: cpu name for target '%s' isn't defined,"
|
|
" add it to cpus_map\n", arch);
|
|
}
|
|
return; /* TODO: die here to force all targets have a test */
|
|
}
|
|
qts = qtest_initf("-machine none -cpu '%s'", cpu_model);
|
|
|
|
response = qtest_qmp(qts, "{ 'execute': 'quit' }");
|
|
g_assert(qdict_haskey(response, "return"));
|
|
qobject_unref(response);
|
|
|
|
qtest_quit(qts);
|
|
}
|
|
|
|
int main(int argc, char **argv)
|
|
{
|
|
g_test_init(&argc, &argv, NULL);
|
|
|
|
qtest_add_func("machine/none/cpu_option", test_machine_cpu_cli);
|
|
|
|
return g_test_run();
|
|
}
|