xemu/target-arm
Peter Maydell 03fbf20f4d target-arm: Implement FPEXC32_EL2 system register
The AArch64 FPEXC32_EL2 system register is visible at EL2 and EL3,
and allows those exception levels to read and write the FPEXC
register for a lower exception level that is using AArch32.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Reviewed-by: Sergey Fedorov <serge.fdrv@gmail.com>
Message-id: 1453132414-8127-1-git-send-email-peter.maydell@linaro.org
2016-01-21 14:15:09 +00:00
..
2016-01-18 16:33:32 +00:00
2016-01-18 16:33:32 +00:00
2016-01-18 16:33:32 +00:00
2016-01-18 16:33:32 +00:00
2016-01-18 16:33:32 +00:00
2016-01-18 16:33:32 +00:00
2016-01-18 16:33:32 +00:00
2016-01-18 16:33:32 +00:00
2016-01-18 16:33:32 +00:00
2016-01-18 16:33:32 +00:00
2016-01-18 16:33:32 +00:00
2016-01-18 16:33:32 +00:00
2016-01-18 16:33:32 +00:00
2016-01-18 16:33:32 +00:00